1 / 70

SEMICONDUCTOR MEMORIES

Digital Integrated Circuits Prentice Hall 1995. Memory. Array-Structured Memory ... transistor (FAMOS) Digital Integrated Circuits Prentice Hall 1995 ...

Kelvin_Ajay
Télécharger la présentation

SEMICONDUCTOR MEMORIES

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. SEMICONDUCTOR MEMORIES

  2. Chapter Overview

  3. Semiconductor Memory Classification

  4. Memory Architecture: Decoders

  5. Array-Structured Memory Architecture

  6. Hierarchical Memory Architecture

  7. Memory Timing: Definitions

  8. Memory Timing: Approaches

  9. MOS NOR ROM

  10. MOS NOR ROM Layout

  11. MOS NOR ROM Layout

  12. MOS NAND ROM

  13. MOS NAND ROM Layout

  14. Equivalent Transient Model for MOS NOR ROM

  15. Equivalent Transient Model for MOS NAND ROM

  16. Propagation Delay of NOR ROM

  17. Decreasing Word Line Delay

  18. Precharged MOS NOR ROM

  19. Floating-gate transistor (FAMOS)

  20. Floating-Gate Transistor Programming

  21. FLOTOX EEPROM

  22. Flash EEPROM

  23. Cross-sections of NVM cells Flash EPROM Courtesy Intel

  24. Characteristics of State-of-the-art NVM

  25. Read-Write Memories (RAM)

  26. 6-transistor CMOS SRAM Cell

  27. CMOS SRAM Analysis (Write)

  28. CMOS SRAM Analysis (Read)

  29. 6T-SRAM — Layout VDD M2 M4 Q Q M1 M3 GND M5 M6 WL BL BL

  30. Resistance-load SRAM Cell

  31. 3-Transistor DRAM Cell

  32. 3T-DRAM — Layout BL2 BL1 GND RWL M3 M2 WWL M1

  33. 1-Transistor DRAM Cell

  34. DRAM Cell Observations

  35. 1-T DRAM Cell

  36. SEM of poly-diffusion capacitor 1T-DRAM

  37. Advanced 1T DRAM Cells Word line Capacitor dielectric layer Cell plate Insulating Layer Cell Plate Si Transfer gate Isolation Capacitor Insulator Refilling Poly Storage electrode Storage Node Poly Si Substrate 2nd Field Oxide Trench Cell Stacked-capacitor Cell

  38. Periphery

  39. Row Decoders Collection of 2M complex logic gates Organized in regular and dense fashion (N)AND Decoder NOR Decoder

  40. Dynamic Decoders

  41. A NAND decoder using 2-input pre-decoders

  42. 4 input pass-transistor based column decoder

  43. 4-to-1 tree based column decoder

  44. Decoder for circular shift-register

  45. Sense Amplifiers

  46. Differential Sensing - SRAM

  47. Latch-Based Sense Amplifier

  48. Single-to-Differential Conversion

  49. Open bitline architecture

  50. DRAM Read Process with Dummy Cell

More Related