1 / 29

CPSC 614:Graduate Computer Architecture Memory Technology

Main Memory Background. Random Access Memory (vs. Serial Access Memory)Different flavors at different levelsPhysical Makeup (CMOS, DRAM)Low Level Architectures (FPM,EDO,BEDO,SDRAM)Cache uses SRAM: Static Random Access MemoryNo refresh (6 transistors/bit vs. 1 transistor Size: DRAM/SRAM

callie
Télécharger la présentation

CPSC 614:Graduate Computer Architecture Memory Technology

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

    1. CPSC 614:Graduate Computer Architecture Memory Technology Based on lectures by Prof. David Culler Prof. David Patterson UC Berkeley

    2. Main Memory Background Random Access Memory (vs. Serial Access Memory) Different flavors at different levels Physical Makeup (CMOS, DRAM) Low Level Architectures (FPM,EDO,BEDO,SDRAM) Cache uses SRAM: Static Random Access Memory No refresh (6 transistors/bit vs. 1 transistor Size: DRAM/SRAM 4-8, Cost/Cycle time: SRAM/DRAM 8-16 Main Memory is DRAM: Dynamic Random Access Memory Dynamic since needs to be refreshed periodically (8 ms, 1% time) Addresses divided into 2 halves (Memory as a 2D matrix): RAS or Row Access Strobe CAS or Column Access Strobe

    3. Static RAM (SRAM) Six transistors in cross connected fashion Provides regular AND inverted outputs Implemented in CMOS process

More Related