1 / 16

Design of a Low Power Content Addressable Memory (CAM)

EE 241 Sp’09 FINAL Project Presentation. Design of a Low Power Content Addressable Memory (CAM). Scott Beamer Mehmet Akgul. Why do we need CAMs?. Current applications: Networking hardware, i.e. routers Cache T ag Lookup (CPUs) Design bottlenecks High energy consumption Large area

faunia
Télécharger la présentation

Design of a Low Power Content Addressable Memory (CAM)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. EE 241 Sp’09 FINAL Project Presentation Design of a Low Power Content Addressable Memory (CAM) Scott Beamer Mehmet Akgul

  2. Why do we need CAMs? • Current applications: • Networking hardware, i.e. routers • Cache Tag Lookup (CPUs) • Design bottlenecks • High energy consumption • Large area • Desired future applications: • Reverse tagged directory for multi-core architectures Our Study: Use EDP as a metric to compare major CAM design methods, demonstrate the pros and cons of individual techniques, and combine them in the optimum way to achieve a low power, high speed CAM design.

  3. CAM Cell Operation MISMATCH Precharge Match Line MATCH LINE MATCH 1 0 Set Search Line 1 0 0 1 SEARCH LINE SEARCH LINE Evaluate

  4. CAM Cell – NAND Version Precharge Match Line Discharge Path MATCH MISMATCH 1 0 Set Search Line 1 0 1 0 0 1 Evaluate

  5. CAM Power Consumption Charged full swing every cycle Wasteful in power MATCH LINE SRAM SEARCH LINES Complementary SL → Activity factor = 1 Area, Delay and Energy Penalty

  6. NOR Cell Analysis N k SL Energy ML Energy

  7. NAND Cell Analysis Discharge Path M M M X M M Does not discharge – no energy lost Expected number of NAND cells that switch and consume power

  8. NAND & NOR Cell Delay Comparison

  9. NAND & NOR Cell Energy Comparison

  10. NAND-NOR Hybrid Design N-k k NOR Matchlines charge only if all preceding NAND match NAND section discharge when all cells match Find k to optimize EDP k Etot & Dtot

  11. EDP for NAND-NOR Hybrid

  12. Precomputation of 1’s Count All previous methods focused on ML – What about search line power? 0 1 0 1 # of 1 DATA Search pattern 0 1 1 0 0 0 0 1 1 0 1 1 ML Activated 1 0 CAM 1’s CAM 1 0 1 0 0 0 MATCH Impossible Cases 1 1 Search Pattern Saves half the search lines Less loading on match lines 1’s Count Reduced Power – Delay– Area

  13. Optimized Hybrid Design What is the optimum combination of all these methods? NAND Cells 1’s Count NOR Cells Energy α 1/2k Half # of SL Fast Slow Overhead High power NAND 1’s Cnt NAND 1’s Cnt NOR NOR NAND NOR 1’s Cnt Slow Sub-optimal design Slow Low Power Fast MediumPower (C) (B) (A)

  14. Delay Comparison

  15. Energy Comparison

  16. Conclusion • NAND Cell can achieve very low energy consumption at high delay cost • NOR Cell can achieve high speed, but consumes high power • To minimize EDP, one should use the optimum number of NAND cells in front of the low swing NOR chain. • To maintain ML-SL energy balance, use precombination as a method to reduce the number of search lines by half, and further reducing the activity of ML by 50%. • The optimum combination of these individual techniques can be achieved by using NANDs and precoding in front, which conditionally activates the following NOR matchlines, resulting in optimized energy-delay tradeoffs.

More Related