110 likes | 119 Vues
Class Design Project Test Generation. Hillary Grimes III ELEC7770 - Project Presentation April 26, 2007. Outline. Design For Testability (DFT) Full Scan Design Fault Models Stuck-At Faults Transition Delay Faults I DDQ Testing Results FastScan Multiple Fault Model Conclusion.
E N D
Class Design Project Test Generation Hillary Grimes III ELEC7770 - Project Presentation April 26, 2007 Class Design Project - Test Generation
Outline • Design For Testability (DFT) • Full Scan Design • Fault Models • Stuck-At Faults • Transition Delay Faults • IDDQ Testing • Results • FastScan • Multiple Fault Model • Conclusion Class Design Project - Test Generation
Design For Testability • After 24 hours, FlexTest only achieved 13.5% stuck-at fault coverage for both designs • Solution: Full Scan Design • Possible to control & observe memory elements • Simplifies testing & ATPG complexity • All flip-flops replaced with scannable flip-flops: Class Design Project - Test Generation
Full Scan Design • Scan elements connected to form scan chain • Basic scan test pattern: • Load scan chain • Apply primary inputs • Measure primary outputs • Apply clock • Unload scan chain • Disadvantages • Area Overhead • Performance Overhead Class Design Project - Test Generation
Stuck-At Fault Model • Two faults per fault site (gate inputs & outputs) • Stuck-At 0 • Stuck-At 1 • Optimized For Area: • Uncollapsed: 69,732 • Collapsed: 49,871 • Optimized For Delay: • Uncollapsed: 70,112 • Collapsed: 49,921 Class Design Project - Test Generation
Transition Delay Fault Model • Two faults per fault site (gate inputs & outputs) • Slow-To-Rise • Slow-To-Fall • Optimized For Area: • Uncollapsed: 69,732 • Collapsed: 59,242 • Optimized For Delay: • Uncollapsed: 70,112 • Collapsed: 59,292 Class Design Project - Test Generation
IDDQ Testing – Pseudo Stuck-At Fault Model • IDDQ–Quiescent IDD Current • Measured Through VDD or VSS • Expensive–current measurement takes much longer than voltage measurement • 15 test vectors selected from final test set for IDDQ measurement Class Design Project - Test Generation
Results - FastScan • 15 IDDQ vectors selected from Stuck-At Test Set • Area Optimized: 73.56% Test Coverage • Delay Optimized: 74.01% Test Coverage Class Design Project - Test Generation
Multiple Fault Model • Generate one test set for both stuck-at & transition faults • Procedure • Generate transition delay test set • Simulate vectors to find stuck-at fault coverage • Add additional vectors to improve stuck-at fault coverage • After pattern compression, 15 vectors selected for IDDQ measurement Class Design Project - Test Generation
Results - Multiple Fault Model • 15 IDDQ vectors selected • Area Optimized: 73.54% Test Coverage • Delay Optimized: 73.76% Test Coverage Class Design Project - Test Generation
Conclusion • Multiple Fault Model ATPG • Reduced the number of compressed vectors for both designs • No change in stuck-at fault coverage • Reduced transition fault coverage • Area optimized: 96.79% to 94.07% • Delay optimized: 96.20% to 94.22% Class Design Project - Test Generation