1 / 12

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Speed Optimization. Course and contest Results of Phase 5 Nam Pham Van. Some adder structure. Design comparison (Synopsys). Condition: Supply voltage 1.2 V All libraries were used (CORE65LPLVT, CORE65LPSVT, CORE65LPHVT).

kimo
Télécharger la présentation

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. SpezielleAnwendungen des VLSI – EntwurfsApplied VLSI design Speed Optimization Course and contest Results of Phase 5 Nam Pham Van

  2. Someadderstructure

  3. Design comparison (Synopsys) • Condition: • Supply voltage 1.2 V • All libraries were used (CORE65LPLVT, CORE65LPSVT, CORE65LPHVT)

  4. Chosen design • Han Carlson Adder (a parallel prefix adder): • Combination of Brent Kung & Kogge Stone structure • One of the faster adder • Suitable for VLSI • A = 0.5 * n * log(n) • T = log2(n) + 1

  5. How to achieve better speed performance?

  6. At behavioral / design level • Improvement can be done with: • Pipelining  higher throughput • Array structures • Tree structures • Replication (parallelization) • Combinations of those

  7. Delay investigation - example inverter • Low delay T with: • Lower capacitance C • Higher width W of the transistors (p-transistors 3x bigger than n-transistors)

  8. Technology optimization • Propagation Delay T : tr: rise time • tf: fall time • T = (tr + tf) / 2Cl: capacitance • ß : unity gain • Vdd : supply voltage • W : width • L: length • Strategy: • Layout optimization  Cl • At the transistor level  ß ( W and L ) • Supply voltage  Vdd • 0

  9. Voltage & Libraries comparison (Synopsys) Condition: All libraries (CORE65LPLVT, CORE65LPSVT, CORE65LPHVT) Condition: Supply Voltage 1.3 V

  10. ASIC design – Cadence Encounter

  11. Source • BehroozParhami; „Computer Arithmetic – Algorithms and Hardware Designs“, University of California • Reto Zimmermann; „Binary Adder Architectures for Cell-Based VLSI and their Synthesis“ • Prof. Dirk Timmermann; „SystemgerechteAlgorithmen“, „HochintegrierteSysteme I & II“, Universität Rostock

  12. Thank you for your attention!

More Related