1 / 16

Memory Management Paging &Segmentation

Memory Management Paging &Segmentation. CS311, CS350 & CS550. Implementation Issues in Paging. Four times when OS involved with paging Process creation determine program’s resident-set size create page table Process execution MMU reset for new process TLB flushed Page fault time

marilynn
Télécharger la présentation

Memory Management Paging &Segmentation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Memory ManagementPaging &Segmentation CS311, CS350 & CS550

  2. Implementation Issues in Paging Four times when OS involved with paging • Process creation • determine program’s resident-set size • create page table • Process execution • MMU reset for new process • TLB flushed • Page fault time • determine (virtual) address causing fault • swap target page out, needed page in • Process termination time • release page table, pages

  3. Page Fault Handling (1) • Hardware traps to kernel, t1 is interrupted • Mode switch into kernel: Privilege mode ON, Interrupts OFF, Protection OFF • General (users) registers saved • OS determines which (virtual) page needed • OS checks validity of (virtual) address • OS Seeks target/victim; if victim dirty, then write it to disk • OS schedules I/O request for new page from disk • OS dispatches another task (tn), while waiting • Page-in I/O completes, t2 registers saved • Page tables updated • Faulting instruction backed up to when it began • Faulting process scheduled • Registers restored • Program (t1) continues

  4. Locking Pages in Memory • (Virtual) memory and I/O occasionally interact • Proc issues call for read from device into buffer • while waiting for I/O, another processes starts up • has a page fault • buffer for the first proc may be chosen to be paged out • Need to specify some pages locked • exempted from being target pages

  5. Separation of Policy and Mechanism Page fault handling with an external pager

  6. Segmentation (Pt1) • One-dimensional address space with growing tables • One table may bump into another (solution?)

  7. Segmentation (Pt2) Allows each table to grow or shrink, independently

  8. Segmentation (Pt3) Comparison of paging and segmentation

  9. Implementation of Pure Segmentation (a)-(d) Development of checkerboarding (external fragmentation) (e) Removal of the checkerboarding by compaction

  10. Segmentation with Paging: MULTICS (Pt1) • Descriptor segment points to page tables • Segment descriptor – numbers are field lengths

  11. Segmentation with Paging: MULTICS (Pt2) Conversion of a 2-part MULTICS address into a main memory address

  12. Segmentation with Paging: Pentium (Pt1) A Pentium selector GDT = Global Descriptor Table LDT = Local Descriptor Table Similar to MULTICS, but addresses a number of different design goals • Code segment descriptor • Data segments differ slightly

  13. Segmentation with Paging: Pentium (Pt2) Conversion of a (selector, offset) pair to a linear address

  14. Segmentation with Paging: Pentium (Pt3) Mapping of a linear address onto a physical address

  15. Segmentation with Paging: Pentium (Pt4) Protection on the Pentium Level

  16. References • Chapters 8 and 9 :OS Concepts, Silberschatz, Galvin, Gagne • Chapter 4: Modern Operating Systems, Andrew S. Tanenbaum • X86 architecture • http://en.wikipedia.org/wiki/Memory_segment • Memory segment • http://en.wikipedia.org/wiki/X86 • Memory model • http://en.wikipedia.org/wiki/Memory_model • IA-32 Intel Architecture Software Developer’s Manual, Volume 1: Basic Architecture • http://www.intel.com/design/pentium4/manuals/index_new.htm

More Related