1 / 8

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design. Course and contest Results of Phase 4 Nam Pham Van. Design comparison. P ~ A Power: P = ( P dyn * P leak ) Area: A  Reduction of the area  lower the power consumption. Design & architecture.

michiko-hanabishi
Télécharger la présentation

Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Spezielle Anwendungen des VLSI – Entwurfs Applied VLSI design Course and contest Results of Phase 4 Nam Pham Van

  2. Design comparison P ~ A Power: P = (Pdyn * Pleak) Area: A  Reduction of the area  lower the power consumption

  3. Design & architecture • RCA  small area  low power consumption • Improve speed with Carry Skip architecture

  4. Design & architecture optimization • Adder Reduction: • 10 bit  8 bit • 11 bit  10 bit • 16 bit  13 bit • Influences: • Minimized switch activity • Reduced area & power consumption

  5. Cadenceconfiguration Setting Effect • Netlist optimization • Design optimization • Higher frequency are possible • Power consumption raised immense • Antenna fixing • Eco route • Wire optimization • No impact • Other gate libraries • Higher frequency are possible • Extreme high leakage power consumption

  6. Cadenceconfiguration • Best settings: • Core Ratio H/W: 1 • Core Utilization: 90 • IO Boundary: 15 • Power Ring: • Width: 2 • Spacing: 0.5 • Offset: 2 • COREHVTtyp10V

  7. Results of ASIC design

  8. Thank you for your attention!

More Related