1 / 15

Coverage Driven Verification for A nalog Design Based on UCIS

Coverage Driven Verification for A nalog Design Based on UCIS. Atul Pandey Guido Clemens Marius Sida Mentor Graphics Deutschland Gmbh Arnulfstr 201, Munich, Germany – 80634. Design Process : Birds Eye View. Analog and Digital design process are “similar” and follow same phases.

rich
Télécharger la présentation

Coverage Driven Verification for A nalog Design Based on UCIS

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Coverage Driven Verification for Analog Design Based on UCIS Atul Pandey Guido Clemens Marius Sida Mentor Graphics Deutschland Gmbh Arnulfstr 201, Munich, Germany – 80634

  2. Design Process : Birds Eye View Analog and Digital design process are “similar” and follow same phases Product/IP specification Implement Verify

  3. Digital Design and Verification Process TestPlan Merged coverage db Product/IP specification entity oqpsk_modulator is port ( signal chip_I : in std_logic; signal chip_Q : in std_logic; signal start : in std_logic; Implement Coverage db • Coverage analysis • Current coverage status • Coverage holes/Exclusions • Trend analysis • Effective tests • Resource allocation • Report generation Coverage db Coverage db Verify

  4. (Current)Analog Design and Verification Process Product/IP specification We’ve got a problem here! Implement More corners means more data to Analyze • What is the current status of the design? • Have we verified all specifications? • Who needs help? • Are we on the right track? • Report for team members/manager Verify

  5. Analog Verification Components • Waiver/Exclusion • Mechanism SPICE (Tool and Language) • Pre-Layout verification • Post-Layout verification Analog Verification • Nature of Specification • Temporal • Frequency • Yield • Parametric Verification • PVT • Regression

  6. UCIS based CDV for Analog Design Testplan Stimulus (incl. PVT) and cover points Design/verification specification doc DUT (SPICE) Simulation (SPICE) EXT_SOA Postprocessor UCIS API Coverage UCIS db Coverage viewer Coverage analysis Coverage report Trend analysis Merge Questa®SIM- UCIS Framework

  7. An Implementation ExampleOPAMP to be used in LDO op_en vdd in_n out_p in_p vss bias_in

  8. Specification of an OPAMP Design for a LDO

  9. TestPlan

  10. TestPlan Waveform postprocessing Coverage db Simulation A (ex. Transient) Simulation N (ex. AC ,PVT,Yield)

  11. Coverage Analysis Coverage Status at certain design stage Coverage status at Later design stage

  12. Novel Aspects of this work • Compatible coverage based verification between Analog and Digital design verification • Coverage generation and analysis infrastructure is common between Analog and Digital design • Information exchange format is UCIS • Unique characteristics of analog design and verification are addressed • Use of existing language and tool for analog design • Can be basis of Regression data Management/Analysis • Scalable to most analog designs • Design debug information is annotated • Extendable to cover Physical Specification/Verification requirements

  13. Questions? Coverage Driven verification Digital Design Analog Design Executable Process Management and Tracking For Mixed-Signal designs • Coverage viewer • Coverage analysis • Coverage report • Trend analysis

  14. References • [1]AlonGluska: Coverage-Oriented Verification of Banias, Design Automation Conference, 2003. Proceedings • [2] Andrew Piziali: Functional Verification Coverage Measurement and Analysis; Springer link • [3] G. Al Sammane, M.H. Zaki, Z.J. Dong and S. Tahar: Towards Assertion Based Verification of Analog and Mixed Signal Designs Using PSL; Proc. Languages for Formal Specification and Verification, Forum on Specification & Design Languages (FDL'07), Barcelona, Spain, September 2007, pp. 293-298 • [4] Unified Coverage Interoperability Standard: http://www.accellera.org/activities/committees/ucis • [5] Eldo®Reference Manual: online, www.supportnet.mentor.com • [6] Questa® SIM User’s Manual:online, www.supportnet.mentor.com • [7] UCIS standard 1.0:http://www.accellera.org/downloads/standards/ucis/UCIS_Version_1.0_Final_June-2012.pdf • [8]Willy M. C. Sansen, Measurement of Operational Amplifier Characteristics in the Frequency Domain, IEEE Transactions on Instrumentation and Measurements, Vol. 1M-34, No. I, March 1985

  15. Coverage Driven Verification based on UCIS • UCIS is an Accellera standard [4] • Facilitates interoperability between various coverage sources & tools • Standard coverage models for commonly used metrics • Extendable to add user defined attributes • Used as the basis of coverage infrastructure in this work

More Related