1 / 21

EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today

EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today. Cache Memory. Cache Memory. Large main memory system: High-capacity, relatively slow speed dynamic RAMs and EPROMs: 60ns or 70ns

rusty
Télécharger la présentation

EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. EZ-COURSEWAREState-of-the-Art Teaching ToolsFrom AMSTeaching Tomorrow’s Technology Today www.advancedmsinc.com

  2. Cache Memory www.advancedmsinc.com

  3. Cache Memory • Large main memory system: High-capacity, relatively slow speed dynamic RAMs and EPROMs: 60ns or 70ns • Processor speed: requires DRAMs with 30 or 40ns, Latest processors : 10ns 20ns • Cache memory: small high-speed expensive static RAMs • Typically from 16KB to 256KB, xMB • Hit Ratio and Miss Ratio www.advancedmsinc.com

  4. Types of cache organization • Types of cache organization • Direct-mapped cache • N-way set associative cache • Posted Write www.advancedmsinc.com

  5. 82385DX Cache Controller • 82385 Cache Controller • Improves 386 DX performance • Reduce Average CPU wait states to nearly zero • Zero wait state posted memory writes • Hit rates up to 99% • SW transparent • Synchronous Dual Bus Architecture • Maps Full 386 DX address space (4GB) • Flexible Cache Mapping Polices • Direct Mapped or 2-way Set Associative • Supports Non-cacheable memory space • Unified Cache for Code and Data • 132-pin PGA package • Fig 4.44 www.advancedmsinc.com

  6. 82385DX Cache Controller www.advancedmsinc.com

  7. Architecture of an 80386DX microcomputer with an 82385-based Cache Memory • Architecture of an 80386DX microcomputer with an 82385-based Cache Memory • 386 local bus, 385 local bus, system bus www.advancedmsinc.com

  8. Signal Interfaces of the 82385DX www.advancedmsinc.com

  9. Signal Interfaces of the 82385DX • Configuration Input • M/S (master/slave select): • 2W/D (two-way set associative or direct-mapped) • 385/386 Interface signals • Cache Memory Control Signals • CALEN (cache address latch enable) • CT/R (cache transmit/receive) • CS0-CS3(cache chip select) : four 8K bytes SRAMs • COEA, COEB, CWEA, CWEB(cache output enable, cache write enable) • 82385 Local bus interface signals • BBE0-BBE3, BADS, BNA, BLOCK, BREADY • Bus Arbitration signals • 385 bus data transceiver and address latch control signals www.advancedmsinc.com

  10. Connection to the 80386 www.advancedmsinc.com

  11. Direct-mapped Cache www.advancedmsinc.com

  12. Two-way set associative cache www.advancedmsinc.com

  13. Direct-Mapped Cache Organization www.advancedmsinc.com

  14. Cache Address (1 of 8K Double words) A31 A15 A14 A5 A4 A2 Line Select (1 of 8 lines) 17-bit Tag (1 of 217 pages) Set Address (1 of 1024 sets) Direct-Mapped Cache Organization • 386 DX Address Bus Bit Field • 4GB: • 8K double word(32kB) page X 217 • page: 1024 sets of 8 double words (8x32 bits) • line: 32-bit Double word www.advancedmsinc.com

  15. Direct-Mapped Cache Organization • Cache Directory Entry • 17-bit Tag: • Tag valid bit • Line valid bits 17-bit tag Direct-mapped cache directory SET entry format www.advancedmsinc.com

  16. Direct-Mapped Cache Operation • Read Hit • 10-bit set address -- select one of 1024 entries • 17-bit tag field with the tag • if Match and Tag and Line Valid bits are set --> hit • drives the cache • Read Miss • Mem -> cache and 386DX • Line miss - update the line valid bit only • Tag Miss - the upper address bits overwrite the previously stored tag the appropriate line valid bit is set, the other seven line valid bits are cleared • Write Hit • update memory and cache • directory is unaffected www.advancedmsinc.com

  17. Direct-Mapped Cache Operation • Snoop Hit • cache: unaffected • the affected line: invalidated • Cache Flush • clear all tag valid bits • Write Miss • cache: unaffected • directory: unaffected www.advancedmsinc.com

  18. Two-way Set Associative Cache Organization www.advancedmsinc.com

  19. Cache Address (1 of 4K Double words) A31 A14 A13 A5 A4 A2 Line Select (1 of 8 lines) 18-bit Tag (1 of 218 pages) Set Address (1 of 512 sets) Two-way Set Associative Cache Organization • 386 DX Address Bus Bit Field • 4GB: • Two banks of 4K double word • 512 sets in each bank • line: 32-bit Double word • LRU replacement Algorithm • LRU bit • Cache Directory Entry www.advancedmsinc.com

  20. Two-way Set Associative Cache Operation • Read Hit • The two tags of this set are simultaneously compared with A14- A31 Both tag valid bits are checked Appropriate line valid bits are checked Update LRU bit • Read Miss • Check LRU bit • Mem-> the bank that the LRU bit points to • Update Tag, Tag valid bit, line valid bit www.advancedmsinc.com

  21. Cache Coherency and Bus Watching www.advancedmsinc.com

More Related