'Altera acex' diaporamas de présentation

Low Cost TDC Using FPGA Logic Cell Delay

Low Cost TDC Using FPGA Logic Cell Delay. Jinyuan Wu, Z. Shi For CKM Collaboration Jan. 2003. Introduction. FPGA. Q. ADC/ QIE. COM PORT. PMT. TDC. hit. Low cost FPGA. Need TDC. Low Cost FPGA. Companies maintain low cost product lines. Altera: ACEX 1K ($11.50 -- $31.50).

491 views • 19 slides