'Delay rat' diaporamas de présentation

ELEN 468 Advanced Logic Design

ELEN 468 Advanced Logic Design. Lecture 26 Interconnect Timing Optimization . x/2. x/2. R. C. rx/2. R. rx/2. cx/4. cx/4. cx/4. cx/4. C. ?t. x. Buffers Reduce Wire Delay. t_unbuf = R( cx + C ) + rx( cx/2 + C ) t_buf = 2R( cx/2 + C ) + rx( cx/4 + C ) + t b

478 views • 34 slides