'Logic synthesis solution' diaporamas de présentation

Optimality Study of Logic Synthesis for LUT-Based FPGAs

Optimality Study of Logic Synthesis for LUT-Based FPGAs. Jason Cong and Kirill Minkovich VLSI CAD Lab Computer Science Department University of California, Los Angeles. Supported by Altera, Xilinx, and Magma under the California MICRO program. Outline. Motivation and background

381 views • 22 slides