'S clk clr' diaporamas de présentation

//HDL Example 8-2 //------------------------------------------

//HDL Example 8-2 //------------------------------------------ //RTL description of design example (Fig.8-9) module Example_RTL (S,CLK,Clr,E,F,A); //Specify inputs and outputs //See block diagram Fig. 8-10 input S,CLK,Clr; output E,F; output [4:1] A;

423 views • 32 slides