1 / 12

Topics

Topics. Subsystem design principles. Pipelining. Datapath. . Levels of abstraction. Layout: wire length, diffusion minimization, etc. Circuit: transistor sizing, advanced circuit topologies. Logic: network structure optimization. Register-transfer: retiming, encoding, etc. Data paths.

truong
Télécharger la présentation

Topics

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Topics • Subsystem design principles. • Pipelining. • Datapath.

  2. Levels of abstraction • Layout: • wire length, diffusion minimization, etc. • Circuit: • transistor sizing, advanced circuit topologies. • Logic: • network structure optimization. • Register-transfer: • retiming, encoding, etc.

  3. Data paths • A data path is a logical and a physical structure: • bitwise logical organization; • bitwise physical design. • Datapath often has ALU, registers, some other function units. • Data is generally passed via busses.

  4. Typical data path structure Slice includes one bit of function units, connected by busses:

  5. Bit-slice structure • Many arithmetic and logical functions can be defined recursively on bits of word. • A bit-slice is a one-bit (or n-bit) segment of an operation of minimum size to ensure regularity. • Regular logical structure allows regular physical structure.

  6. Abutting and pitch-matching • Cells in bit-slice may be abutted together -requires matching positions on terminals. • Pitch-matching is designing cells to ensure that pins are at proper positions for abutting.

  7. Wiring plans • A wiring plan shows layer assignments and directions for major signals. • Put most important signals on lowest-impedance, accessible layers. VDD VSS cell1 cell2 cell3

  8. Bus circuits • Cannot support full connectivity between all data path elements - must choose number of transfers per cycle allowed. • A bus circuit is a specialized multiplexer circuit. • Two major choices: pseudo-nMOS, precharged.

  9. Pseudo-nMOS bus circuit

  10. Precharged bus circuit

More Related