1 / 13

Decision-directed Joint Tracking Loop for Carrier Phase and Symbol Timing in QAM

Decision-directed Joint Tracking Loop for Carrier Phase and Symbol Timing in QAM. Project 2 ECE283 Fall 2004. Outline. System concept QAM signal source and receiver Decision-directed PLL Characterization Tools Submission. System Concept (1). Simplified 64-QAM communications system.

vail
Télécharger la présentation

Decision-directed Joint Tracking Loop for Carrier Phase and Symbol Timing in QAM

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Decision-directed Joint Tracking Loop for Carrier Phase and Symbol Timing in QAM Project 2 ECE283 Fall 2004

  2. Outline • System concept • QAM signal source and receiver • Decision-directed PLL • Characterization • Tools • Submission

  3. System Concept (1) Simplified 64-QAM communications system 64-QAM demodulated with perfect phase and 2.5% phase lag

  4. System Concept (2) Receiver Transmitter QAM receiver system QAM communication system

  5. QAM Signal Source and Receiver QAM receiver QAM transmitter

  6. Decision-directed PLL Decision-directed PLL system diagram

  7. Complete System

  8. PLL Output (1) Phase locking performance with a random QAM waveform

  9. PLL Output (2) Phase locking with 10% deviated frequency signal

  10. PLL Tuning • Modulation frequency • Number of waves per symbol • LPF • VCO and VCC • Symbol feedback delay

  11. Characterization • Waveforms • Timing error (RMS) • Capture range • Loop lock range • Effect of symbol error • Effect of signal noise • And more

  12. Tools • A Continuous-time simulation tool • Simulink is recommended • Circuit-level simulation ?

  13. Submission • Files: All files should be in “lastname_firstname” directory and the directory should be compressed • Document: IEEE journal format, ps or pdf, “lastname_firstname.ps/pdf” • Source Files: One-step testable codes with appropriate waveform output scopes • Deadline: 11:00pm, 10/15 Friday, time marked by receiving mail server • Email: dkim@ee.duke.edu

More Related