1 / 21

Venturing into 64-bit mode

Venturing into 64-bit mode. Examining the steps needed to take the processor into IA-32e mode -- and then back out again. Two-Level Translation Scheme. PAGE TABLES. PAGE DIRECTORY. PAGE FRAMES. CR3. Four-Level Translation Scheme. PAGE DIRECTORY POINTER TABLES.

Audrey
Télécharger la présentation

Venturing into 64-bit mode

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Venturing into 64-bit mode Examining the steps needed to take the processor into IA-32e mode -- and then back out again

  2. Two-Level Translation Scheme PAGE TABLES PAGE DIRECTORY PAGE FRAMES CR3

  3. Four-Level Translation Scheme PAGE DIRECTORY POINTER TABLES PAGE MAP LEVEL 4 TABLES PAGE FRAMES PAGE DIRECTORIES PAGE TABLES CR3

  4. 2-level address-translation • The CPU examines any virtual address it encounters, subdividing it into three fields 31 22 21 12 11 0 index into page-directory index into page-table offset into page-frame 10-bits 10-bits 12-bits This field selects one of the 1024 array-entries in the Page-Directory This field selects one of the 1024 array-entries in that Page-Table This field provides the offset to one of the 4096 bytes in that Page-Frame

  5. 4-level address-translation • The CPU examines any virtual address it encounters, subdividing it into five fields 63 48 47 39 38 30 29 21 20 12 11 0 sign- extension index into level 4 page-map table index into page- directory pointer table index into page- directory index into page-table offset into page-frame 16-bits 9-bits 9-bits 9-bits 9-bits 12-bits Any 48-bit virtual-address is sign-extended to a 64-bit “canonical” address Only “canonical” 64-bit virtual-addresses are legal in 64-bit mode

  6. Format of a Page-Directory entry 31 12 11 10 9 8 7 6 5 4 3 2 1 0 PAGE-TABLE BASE ADDRESS AVAIL 0 P S 0 A P C D P W T U W P LEGEND P = Present (1=yes, 0=no) W = Writable (1 = yes, 0 = no) U = User (1 = yes, 0 = no) A = Accessed (1 = yes, 0 = no) PS = Page-Size (0=4KB, 1 = 4MB) PWT = Page Write-Through (1=yes, 0 = no) PCD = Page Cache-Disable (1 = yes, 0 = no)

  7. Format of 64-bit table-entries 63 62 52 51 40 39 32 E X B avl Reserved (must be 0) Page-frame physical base-address [39..32] 31 12 11 9 8 7 6 5 4 3 2 1 0 Page-frame physical base-address[31..12] avl A P C D P W T U W P Meaning of these bits varies with the table Legend: P = Present (1=yes, 0=no) PWT = Page Cache Disable (1=yes, 0=no) W = Writable (1=yes, 0=no) PWT = Page Write-Through (1=yes, 0=no) U = User-page (1=yes, 0=no) avl = available for user-defined purposes A = Accessed (1=yes, 0=no) EXB = Execution-disabled Bit (if EFER.NXE=1)

  8. Extended Feature Enable Register • This Model-Specific Register (MSR) was introduced in the AMD64 architecture and perpetuated by EM64T (for compatibility) 63 11 10 8 0 N X E L M A L M E S C E Legend: SCE = SysCall/sysret is Enabled (1=yes, 0=no) LME = Long-Mode is Enabled (1=yes, 0=no) LMA = Long-Mode is Active (1=yes, 0=no) NXE = Non-eXecutable pages Enabled (1=yes, 0=no) NOTE: The MSR address-index for EFER = 0xC0000080, and this register is accessed using RDMSR or WRMSR instructions

  9. RDMSR and WRMSR • An assembly language code-fragment to turn on the LME-bit (‘Long-Mode’ Enable): # Each Model-Specific Register (MSR) is 64-bits wide and has a unique # 32-bit address-index which is first placed into register ECX. Then the # least-significant 32-bits of that MSR is accessed using register EAX, # while the most-significant 32-bits is accessed using register EDX. mov $0xC0000080, %ecx # setup EFER address-index rdmsr # read EFER into (EDX,EAX) bts $8, %eax # set the LME-bit’s image to 1 wrmsr # write (EDX,EAX) into EFER # NOTE: RDMSR and WRMSR must be executed at ‘Ring0’ privilege-level.

  10. Control Registers CR4 and CR0 31 13 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 V M X E 0 0 O S X M M E x O S F X C R P C E P G E M C E P A E P S E D E T S D P V I V M E Control Register CR4 31 0 P G C D N W 0 0 0 0 0 0 0 0 0 0 A M 0 W P 0 0 0 0 0 0 0 0 0 0 N E E T T S E M M P P E Control Register CR0 Legend (for 64-bit mode): PE = Protected-mode Enabled (1=yes, 0=no) PG = Paging Enabled (1=yes, 0=no) PAE = Page-Addressing Extensions (1=enabled, 0=disabled)

  11. Segment-Descriptor Format 63 32 Base[31..24] (if L=0) G D L A V L Limit [19..16] (if L=0) P D P L S X C / D R / W A Base[23..16] (if L=0) Base[15..0] (if L=0) Limit[15..0] (if L=0) 31 0 Legend:DPL = Descriptor Privilege Level (0..3) G = Granularity (0 = byte, 1 = 4KB-page) P = Present (0 = no, 1 = yes) D = Default size (0 = 16-bit, 1 = 32-bit) S = System (0 = yes, 1 = no) X = eXecutable (0 = no, 1 = yes) A = Accessed (0 = no, 1 = yes) code-segments: R = Readable (0 = no, 1 = yes) C = Conforming (0=no, 1=yes) data-segments: W = Writable (0 = no, 1 = yes) D = expands-Down (0=no, 1=yes) L = Long-mode (i.e., 64-bit addressing) (0=no, 1=yes) AVL = Available for user’s purposes

  12. IA-32e Call-Gate descriptor 127 96 Reserved (must be 0) offset[63..32] offset[63..32] offset[31..16] Base[31..24] (if S=0) G D L A V L P D P L 0 X Gate Type (=1100) C / D R / W Reserved (must be 0) code-segment selector offset[15..0] 31 0 We can use a call-gate to ‘jump’ from 16-bit code-segment to a 64-bit code-segment

  13. Summary of steps • Transition from real-mode to IA-32e mode: • Build the table of global descriptors • Load GDTR with pseudo-descriptor for GDT • Build the 4-level page-mapping tables • Enable IA-32e mode (set EFER.LME=1) • Enable Page-Address Extensions (CR4.PAE) • Load Level4 page-map table address in CR3 • Activate IA-32e mode (CR0.PE and CR0.PG) • Transfer via call-gate to 64-bit code-segment

  14. Notes on the transition • Code-segment must be “identity-mapped” • Interrupts have to be temporarily disabled • All memory-addressing in 64-bit mode via CS, SS, DS or ES uses 0 as base-address (and checking of segment-limits is omitted)

  15. For a return to ‘real-mode’ • Processor must enter 16-bit code-segment in ‘compatibility-mode’ via indirect far jump • Load segment-registers DS, ES, and SS with ‘writable’ 16-bit segment-selectors (64K-limit) • Code-segment has to be “identity-mapped” • Deactivate IA-32e mode by clearing PG-bit • Leave ‘protected-mode’ by clearing PE-bit • Reload registers CS and SS with real-mode segment-addresses before enabling interrupts

  16. Demo-program: ‘inandout.s’ • We created a demo-program that starts in ‘real-mode’, enters 64-bit mode and draws a message, jumps to ‘compatibility mode’ and draws another message, then returns to real-mode and shows a final message • It has to write directly to VRAM when it’s not executing in real-mode – because the ROM-BIOS routines use real-style code

  17. How text-mode VRAM works • The video memory resides at 0x000B8000 and in text-mode it is organized as a linear array of two-byte elements (i.e., ‘words’): • Array-elements are arranged in “row-major” order (left-to-right, top-to-bottom) 15 8 7 0 Attribute-code for the foreground and background colors Ascii code for character

  18. Default color-programming 7 6 5 4 3 2 1 0 Blinking 0 Red 0 Green 0 Blue 1 Intense 1 Red 1 Green 1 Blue 1 BACKCOLOR FORECOLOR

  19. Character-cell screen-locations 80 cells-per-row 25 rows for (row 0, column 0) the address-offset is (0*80+0)*2 for (row 2, column 79) the address-offset is (2*80+79)*2 for (row 24, column 40) the address-offset is (24*80+40)*2

  20. In-class exercise #1 • Can you modify the message-colors used in our ‘inandout.s’ demo-program so that: • the first message is bright-red against white • the second message is brown against cyan • The final message is magenta against black

  21. In-class exercise #2 • Can you modify the ‘inandout.s’ program so that it ‘skips’ entering 64-bit mode: i.e., so it transfers directly from real-mode to ‘compatibility’ mode, prints its confirmation message, and then transfers back to ‘real-mode’ to show a final message? real-mode 64-bit mode compatibility mode

More Related