E N D
<celdev_project type="Handel-C Chip" > <configuration base="Debug" name="Debug" /> <configuration base="EDIF" name="EDIF" /> <configuration base="Release" name="Release" /> <configuration base="VHDL" name="VHDL" /> <configuration base="Verilog" name="Verilog" /> <document type="hcc" name="BCDCount1.hcc" /> </celdev_project>