1 / 11

VHDL Function CLBM: Current Progress and Future Directions in Component Inference

This presentation by Jie Li from Stevens Institute of Technology explores the current work and advancements in VHDL Function CLBM, focusing on the inference of VHDL components from XML representations. It covers structural elements such as entity, architecture, component declaration, and instantiation, while proposing a solution to represent actual and formal signals in paths using two input/output places. Additionally, future work will address parallel and sequential structures, timing issues related to clocks, and the inclusion of more VHDL elements.

armani
Télécharger la présentation

VHDL Function CLBM: Current Progress and Future Directions in Component Inference

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. VHDL function CLBM and Inference Presenter: Jie Li Stevens Institute of Technology Sep 2, 2010

  2. Outline • Current work and Progress • VHDL Function CLBM based on the rules • Inference of VHDL components from XML representations • Future work

  3. Current work and Progress

  4. VHDL Structural Elements:Entity

  5. VHDL Structural Elements: Architecture

  6. VHDL Structural Elements: Component Declaration

  7. VHDL Structural Elements: Component Instantiation

  8. CLBM Rule of Component

  9. Signals in Path • Solution: For each a path, use two input/output places to describe the actuals and formals, respectively.

  10. Inference of VHDL components from XML representations

  11. Future work • Parallel and sequential structure • Timing issue (clock) • More VHDL elements

More Related