1 / 8

VHDL and Hardware Tools

VHDL and Hardware Tools. CS 184, Spring 4/6/5. Hardware Design for Architecture. What goes into the hardware level of architecture design? Evaluate design alternatives: Area requirements Operation latencies Complementary to: Architecture language design Compiler design Benchmark design.

axl
Télécharger la présentation

VHDL and Hardware Tools

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. VHDL and Hardware Tools CS 184, Spring 4/6/5

  2. Hardware Design for Architecture • What goes into the hardware level of architecture design? • Evaluate design alternatives: • Area requirements • Operation latencies • Complementary to: • Architecture language design • Compiler design • Benchmark design

  3. Why VHDL • VHDL and Verilog are the best supported hardware languages. • We are more familiar with VHDL

  4. What is VHDL • Slightly higher level than Register Transfer Language (RTL) • RTL describes a graph of logic gates and registers. • C : MIPS :: VHDL : RTL • Nicer syntax • Stylized control flow • Packaging, abstract interface from implementation • Access to lower level semantics • C - MIPS > VHDL - RTL • Mostly think in RTL when I code VHDL • Some scheduling for C -> MIPS (Register scheduling) • Both expose cycle precise timing of data flow • Though compiler can retime registers

  5. VHDL Example • mem_accum semantics • Data paths (unregistered) • RESET, CLK • States: writing, sum_start, summing • Register outputs to pipeline • Initialize registers on sum_start • Time correctly • Mop up: signal declarations, resets

  6. VHDL Example • LUTram inference • Control structures • If then else • Case • Data types • boolean: pass to control structures • std_logic: single bit • std_logic_vector • number: constants, memory addresses, arith args

  7. VHDL Example • Bind generics to constants to simulate and compile • mem_accum_2_16

  8. Compilation Example • ise is Integrated Development Environment for Xilinx devices. • Synplify Pro (synplify_pro) syntax checks • Log file: mem_accum_2_16.srr • Model Sim (vsim) simulates • Stimulator script: mem_accum.vsim • Synplify Pro performs synthesis • Xilinx tools perform rest of compilation

More Related