1 / 17

Understanding Direct Mapped Cache: Tutorial 11 Exercise Solutions

This tutorial explores solutions for a direct mapped cache with 16 lines, where each line contains 4 words, each one-byte. It covers bit calculations for the offset, index, and tag fields based on a 16-bit address bus. Specifically, it provides answers to key questions: how many bits are needed for the offset (2), index (4), and tag (10), and the total data storage capacity of the cache (64 bytes). Additionally, it addresses whether specific read accesses result in a cache hit or miss.

caesar-stanton
Télécharger la présentation

Understanding Direct Mapped Cache: Tutorial 11 Exercise Solutions

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. COMPSCI 210Semester 1 - 2014 Tutorial 11 Cache

  2. Exercise 11.1 Solution • A direct mapped cache with 16 cache lines. Each line has 4 words, and each word is one byte. The address bus is 16 bits. • (a) How many bits are needed for representing the offset within a cache line (answer: 2) • (b) How many bits are needed for the index field (answer 4) • (c) How many bits are there in the tag field (answer 10) • (d) How much data can be held in the cache (answer 64 bytes) • (e) Figure out whether each of the following read accesses is a hit or a miss

More Related