cad. Change AND gate. Add AND gates. Add OR gates. Apply all kind of AND & OR. Add all. About cell area and delay. ABC would favor a certain gate with shorter delay or smaller cell area. About cell area and delay. Future Work. Counting each gate count of each gate to make a closer guess.