1 / 10

A C-Card for Use with the BNL Peak-Finding ASIC

A C-Card for Use with the BNL Peak-Finding ASIC. Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona). Status. A C-Card has been developed for use with both versions (V1 and V2) of the BNL peak-finding ASIC

darnall
Télécharger la présentation

A C-Card for Use with the BNL Peak-Finding ASIC

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. A C-Card for Use with the BNL Peak-Finding ASIC Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)

  2. Status • A C-Card has been developed for use with both versions (V1 and V2) of the BNL peak-finding ASIC • Communication with the FEC card to the MAMMA DAQ program has been successfully tested • Communication with the V1 ASIC on its present front-end card is in progress • Design of a front-end card for full-size Micromegas using V2 of the ASIC is in progress

  3. Features • Connections to two BNL front-end cards via 2x80 pin ribbon cables • 8 LVDS inputs to C-Card • 16 LVDS I/O ports • Connection to FEC card via card edge connectors • 4 LVDS inputs to C-Card • 21 LVDS outputs • 3 LVDS clocks to C-Card • 2 3.125 Gbps transceivers

  4. Features • 10/100 Ethernet and USB connections • 4 12 bit ADC’s • 4 16 bit DAC’s • 2 calibration pulse generators • 2 ramp generators • 2 FPGA clock regions from on-board oscillators or FEC

  5. AZ C-Card ADC & DAC for Board #1 ADC & DAC for Board #2 To Board #1 To Board #2 FEC Power Connector FEC A-Card Connector FEC B-Card Connector Ethernet Interface USB Flash DDR2

  6. Time Input Board #2 Ramp Signal Board #2 Ramp Signal Board #1 Time Input Board #1 External Trigger Initialize Calibrate Signal Board #1 Peak Input Board #1 Peak Input Board #2 Calibrate Signal Board #2

  7. Front-End Card with V1 BNL ASICS

  8. Testing With FEC

  9. Testing with FEC • Preprogrammed events of varying lengths and time intervals were sent to the FEC • Sorin Martoiu wrote FEC firmware for FIFO receive and UDP packet creation • Validated with MAMMA DAQ program using simple event prints

  10. Future Work • Continue commissioning of C-Card with V1 BNL ASIC • Prepare for commissioning of C-Card with V2 BNL ASIC • Continue design of front-end card for full-size MM with V2 BNL ASIC

More Related