1 / 9

The System Bus

The System Bus. Conceptual CPU Block Diagram. Datapath. Control Unit. Buses. Sequencing and Timing Logic. Regs. IR etc. Control Signals. PC etc. PSR. ALU. Status Signals. Bus Interface. Data. Addr. System Bus. Control. CPU. Data. System Bus. Addr. Control. CPU. 32.

dung
Télécharger la présentation

The System Bus

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. The System Bus

  2. Conceptual CPU Block Diagram Datapath Control Unit Buses Sequencing and Timing Logic Regs IR etc. Control Signals PC etc. PSR ALU Status Signals Bus Interface Data Addr System Bus Control

  3. CPU Data System Bus Addr Control

  4. CPU 32 Data Bus D0-D31 System Bus 32 Address Bus A0-A31 Control Bus

  5. Single-Bus System: Simplified Block Diagram Input/Output CPU Memory 32 Data Bus System Bus 32 Address Bus Control Bus

  6. Input/Output CPU Memory 32 Data Bus System Bus 32 Address Bus Control Bus Address Obj Code Source Code 00000804 c2002db0 ld [x], %r1 .... 00000db0 fffffffe x: .word -2

  7. Read Cycle Bus Timing (Synchronous Bus) Clock () Time _____MREQ ___RD ___WR ADDR ? Valid ? DATA ? Valid ?

  8. Write Cycle Bus Timing (Synchronous Bus) Clock () Time _____MREQ ___RD ___WR ADDR ? Valid ? DATA ? Valid ?

More Related