1 / 6

Reconfigurable Supercomputing

Reconfigurable Supercomputing. 2004. Accelerating Researcher Throughput. Key Issues in HPC. Leveling off of performance Traditional Scalar/Vector – long product cycles, too few vendors MPP Clusters – only marginal performance gains from Intel, AMD, etc., roadmaps

edmund
Télécharger la présentation

Reconfigurable Supercomputing

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Reconfigurable Supercomputing 2004 Accelerating Researcher Throughput

  2. Key Issues in HPC • Leveling off of performance • Traditional Scalar/Vector – long product cycles, too few vendors • MPP Clusters – only marginal performance gains from Intel, AMD, etc., roadmaps • Scalar/Vector vs. Cluster tradeoff • Need for dedicated hardware operations • Need for price/performance • Dedicated hardware takes too long to develop (ASIC design & build cycles) • Clusters can change frequently, but not substantively

  3. HPTi Factors for New Solution • Reconfigurable Computing • Introduces dedicated hardware capability… • …that can change at speed of thought • Nallatech BenNUEY (e.g., PCI-4E: DIME II) • Xilinx Virtex family (e.g., BenPRO, BenBLUE) • Faster HPC Development Cycles • Algorithms • Computational science • Feedback to hardware development • Systems integration and management workflow and software • Evolve to Grid computing and Collaborative research/engineering Better Price/ Performance Accelerate Science… Enterprise Capability …Even Faster Acceleration

  4. Delivered and Benchmarked • 48 nodes • 2u, back-to-back (net 1u/node) • 96 FPGA’s • Annapolis Micro • Xilinx Virtex II • 34 Tera-Ops • In use today • All Commodity Parts

  5. Future: Grid & Collaborative Research • Grid • Networked FPGA clusters - multi-tier/multi-peer HPC • Intra-cluster flexibility • Processing • FPGA-based high-speed Interconnect • Graphics • Intra-board near-real-time reconfigurability • Apply Information Environment solution for metacomputing/metaqueueing capability • Apply GTK, OGSA to facilitate development, operations • Collaborative Research • Distributed visualization, model walkthrough • Heterogeneous architectures • Researcher independence from sites, specific platforms • Model and Data repositories

  6. HPTi Factors for New Solution • Reconfigurable Computing • Introduces dedicated hardware capability… • …that can change at speed of thought • Nallatech BenNUEY (e.g., PCI-4E: DIME II) • Xilinx Virtex family (e.g., BenPRO, BenBLUE) • Faster HPC Development Cycles • Algorithms • Computational science • Feedback to hardware development • Systems integration and management workflow and software • Evolve to Grid computing and Collaborative research/engineering Better Price/ Performance Accelerate Science… Enterprise Capability …Even Faster Acceleration

More Related