1 / 14

16 November

16 November. 5 classes to go Neat Illusion http://www.grand-illusions.com/dragon.htm Questions? More on VM and Cache. 4kB direct-mapped cache. 4 byte BLOCKS How many BLOCKS? Which bits to select the BLOCK? How many bits in the TAG?. 4kB Direct Mapped Cache. 64k direct-mapped cache.

erna
Télécharger la présentation

16 November

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 16 November • 5 classes to go • Neat Illusion http://www.grand-illusions.com/dragon.htm • Questions? • More on VM and Cache Comp 120 Fall 2004

  2. 4kB direct-mapped cache • 4 byte BLOCKS • How many BLOCKS? • Which bits to select the BLOCK? • How many bits in the TAG? Comp 120 Fall 2004

  3. 4kB Direct Mapped Cache Comp 120 Fall 2004

  4. 64k direct-mapped cache • 16 byte BLOCKS • How many BLOCKS? • Which bits to select the BLOCK? • How many bits in the TAG? Comp 120 Fall 2004

  5. 64kB Cache Comp 120 Fall 2004

  6. 4kB 4-way Set Associative Cache • With 4 byte BLOCKS • How many BLOCKS? • Which bits select the BLOCKs? • How many bits in the TAG? Comp 120 Fall 2004

  7. 4kB 4-way set associative cache Comp 120 Fall 2004

  8. Address Translation • Instruction Fetch • Use PC to get VIRTUAL address • Lookup VIRTUAL address in TLB • MISS  OS Trap • Lookup PHYSICAL address in INSTRUCTION CACHE • MISS  STALL waiting on MEMORY • Finally deliver instruction to INSTRUCTION REGISTER Comp 120 Fall 2004

  9. Address Translation • Data Fetch • Use ALU to get VIRTUAL address • Lookup VIRTUAL address in TLB • MISS  OS Trap • Lookup PHYSICAL address in L1 DATA CACHE • MISS  STALL waiting on L2 DATA CACHE • Lookup PHYSICAL address in L2 DATA CACHE • MISS STALL waiting on memory • Finally Deliver data to the STALLED pipeline Comp 120 Fall 2004

  10. Making Address Translation Fast TLB = Translation Lookaside Buffera CACHE for address translation Comp 120 Fall 2004

  11. Virtual Address Translation Comp 120 Fall 2004

  12. VM meets Cache Comp 120 Fall 2004

  13. VM meets Cache Comp 120 Fall 2004

  14. Classes to go 4 Comp 120 Fall 2004

More Related