1 / 16

Status Update on AR2FL Board Examination and Fixes – July 22, 2004

This document summarizes the findings from the examination of the AR2FL board conducted in July 2004. The board, tested with a new cable, showed indicators of proper functionality across all locations on the detector, with careful attention to voltage and noise levels. Significant issues were identified including low gain on certain channels and incorrect addressing on specific chips. Detailed testing results include occupancy levels, resistor checks, temperature measurements, and scans for both high and low thresholds. Necessary corrective measures, including inverting cable lines, were implemented.

forrest-duke
Télécharger la présentation

Status Update on AR2FL Board Examination and Fixes – July 22, 2004

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. AR2FLJuly 22, 2004 Anton, Campion, Mitch

  2. Remaining Issues / Status One AR3FL board was stuffed in April by Godwin has been examined carefully. All locations readout and behave well on the detector. G1: summary excerpts from Log Investigating the board with a new cable.Chip 20- 100% occupancy 120/60 ohms - ok. 12k resistors that go to VCDS are present.  FIXED by inverting A-B lines on cable.Chip 21 - odd testpulse has an offset by 20 counts (both in tpscan and tphigh)Chip 23- channel 3 bad - low gain G2 : Chip 1 (1b) - channel 9 is low-gain; Chip 49, 50 wrong address Should be 33,34.

  3. 300KHz Noise Rates No TP G2 G1

  4. 300KHz On Module G2 G1

  5. Clock Noise on Module G2 G1

  6. G1:TPScan all Locations 10 test pulse cnts Test Pulse Odd Channels Test Pulse Even Channels

  7. G2: TPScan: 10 test pulse cnts Test Pulse Odd Channels Test Pulse Even Channels

  8. G1:AR2FL High Threshold Scan On Bench Even Channels Odd Channels ?

  9. G1:AR2FL High Threshold ScanOn Module Even Channels Odd Channels ?

  10. G2:AR2FL High Threshold Scan On Module Even Channels Odd Channels

  11. Temp and Voltage Tests • G1 vdd=2.51Chip Temp Vdd Vcc Vee 17 127 142 256 255 18 127 142 256 25519 127 142 225 94 20 126 141 256 255 21 126 142 256 255 22 127 143 218 95 23 126 142 256 255 24 125 141 256 255 25 126 142 256 255G2 Temp Vdd Vcc Vee 26 125 142 207 94 27 127 144 256 255 28 127 143 256 255 29 125 142 256 25530 127 143 208 95 31 125 142 256 255 32 125 142 256 255 49 127 144 256 255 50 124 141 197 93

  12. Shaper Select 0,0

  13. Shaper Select 1, 1

  14. Low Threshold Scan all Locations Odd Shaper 00 vs 11 (on Detector) G2 G1

  15. AR2FL G1 Test Pulses Shaper 11 Shaper 00

  16. AR2FL G2 Test Pulses Shaper 11 Shaper 00

More Related