1 / 3

Hybrid LC Clocking CIS DSP for Cochlear Implants

A DSP-enabled microsystem featuring a 128-site electrode array and back-end electronics within a hermetic vacuum package. The device offers 16 channels, expandable architecture, and multiple operating modes for programming, stimulation, test, and sleep. Measured results showcase efficient power consumption, making it ideal for cochlear implants. Designed with TSMC 0.18mm MM/RF bulk CMOS technology.

Télécharger la présentation

Hybrid LC Clocking CIS DSP for Cochlear Implants

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Telemetry coil, RF interface, ADC, voltage regulator Hermeticvacuumpackage Flexible polyimide cable 128-site high density electrode array Back-end electronics,current sources,communication interface A DSP Enabled Microsystem for Cochlear Implants with Hybrid LC Clocking

  2. CIS DSP Core • 16 channels • Expandable architecture • Reduced datapath width • 3MHz operation with 22kHz front-end ADC • 3,000 pulses per second per channel maximum • Four operating modes • Programming • Stimulation • Test • Sleep

  3. 3.03mm Microsystem Measured Results • TSMC 0.18mm MM/RF bulk CMOS • 1.79mW from 1.2V is lowest reported DSP power consumption • Add 22kHz 16-bit ADC in future

More Related