1 / 44

Committee Members: Annie S. Wu, Jooheung Lee, and Ronald F. DeMara

Optimizing Dynamic Logic Realizations for Partial Reconfiguration of Field Programmable Gate Arrays. Matthew G. Parris University of Central Florida. Committee Members: Annie S. Wu, Jooheung Lee, and Ronald F. DeMara. Agenda. Contributions of Thesis Previous Work

illana-christensen
Télécharger la présentation

Committee Members: Annie S. Wu, Jooheung Lee, and Ronald F. DeMara

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Optimizing Dynamic Logic Realizationsfor Partial Reconfiguration ofField Programmable Gate Arrays Matthew G. Parris University of Central Florida Committee Members: Annie S. Wu, Jooheung Lee, and Ronald F. DeMara

  2. Agenda • Contributions of Thesis • Previous Work • Evolvable Hardware Optimization Strategies • Partial Reconfiguration & Architectural Analysis • Dynamic Processor Allocation Strategies • Conclusion and Future Work

  3. Contributions of Thesis • Novel Taxonomy • Classify current FPGA fault-handling methods • FPGA Repair Optimization • Improve the performance of a Genetic Algorithm • Architectural Analysis • Demonstrate benefits of newer FPGA devices • Adaptive Architecture Implementation • Exploit benefits of Partial Reconfiguration

  4. Previous Work • SRAM Field Programmable Gate Arrays (FPGA) From: The Design Warrior’s Guide to FPGAs by Clive Maxfield Programmable Logic Block (PLB) a LUT b y c mux flip-flop d q in clock

  5. Previous Work • Unlimited Programmability • Quickly test prototypes on final H/W architecture • Patch design flaws while in use • Repair radiation faults • Ideal target for space applications

  6. Previous Work • Manufacturer-provided • Increase production yield of FPGAs • Architectural / hardware modifications • User Provided • Integrate fault-handling methods into FPGA application

  7. Previous Work • A-priori Allocation • Assign spare resources during design process • Dynamic Processes • Assign spare resources or determine repair during run-time

  8. Previous Work Methods Metrics Fine-grained Medium-grained Coarse-grained Sub-PLB Spares PLB Spares Incremental Rerouting GA Repair Augmented GA Repair TMR w/ Single Module Repair Online BIST Competing Configurations Resources Operational Delay Fault Latency Unavailability Fault Occlusion Repair Granularity Fault Tolerance Fault Coverage Critical Requirements

  9. Previous Work • Genetic Algorithm Fault-Handling • Some other method detects a fault • Create a population of candidate solutions • Test each candidate to evaluate performance • Apply genetic operators to create new individuals • Crossover • Mutation • Repeat process until complete repair is found + +

  10. Evolvable Hardware Optimization Strategies • Optimize GA fault-handling method • Some partition methods are based on similarity between individuals • Requires similarity function that may not be possible, and also incurs undesired computation • Age-layered Population Structure (ALPS) • Used to evolve higher-fit antenna designs • Partition population of candidate solutions based on age of individual • Negligible additional computation • Contains best individual within one sub-population to prevent convergence of the population

  11. Evolvable Hardware Optimization Strategies • Optimize GA fault-handling method Standard GA population Repair age-level 9 age-level 8 age-level 7 age-level 6 age-level 5 Repair age-level 4 age-level 3 age-level 2 age-level 1 age-level 0

  12. Evolvable Hardware Optimization Strategies Individuals increasing in age

  13. Evolvable Hardware Optimization Strategies Evolution of competitive individuals

  14. Evolvable Hardware Optimization Strategies Best Individuals at each Generation (averaged over 100 runs)

  15. Evolvable Hardware Optimization Strategies • Reasons for sluggish performance • Partitioning the population into sub-populations(restricts rate that genetic info is communicated) • Replacing the bottom age-level every 20 gen.(causes ALPS to be less deterministic) • Beginning population size of ALPS is 1/10 of standard(700 generations are needed to saturate capacity)

  16. Pop1 Parent Pop1 Parent 1 1 Choice Pops0&1 1 Parent Pop0 Parent Pop0 2 Choice 2 2 Evolvable Hardware Optimization Strategies • Propose new selection strategy for crossover genetic operator Old Selection Strategy (combined) New Selection Strategy (separate) Choose with probability p

  17. Evolvable Hardware Optimization Strategies Best Individuals at each Generation (averaged over 100 runs)

  18. Evolvable Hardware Optimization Strategies

  19. Partial Reconfiguration and Architectural Analysis • Overview • Partial reconfiguration modifies a portion of the FPGA • Multiple modules may reside within reconfigurable area

  20. Previous Work Spare Configs: Fine-grained

  21. Previous Work Online Recovery: Competitive Configurations

  22. Partial Reconfiguration and Architectural Analysis • Benefits of Partial Reconfiguration • Reconfiguration:time-multiplex between functions (extend the number of available resources with time) • Partial: module granularity reduced • Unchanged portion of FPGA is not affected by configuration • Smaller bitstream filesize • Smaller reconfiguration time • Less storage requirements • Result: significantly more combinations of hardware arrangements with similar storage requirements

  23. Partial Reconfiguration and Architectural Analysis 2.8 –3.3% resource usage versus 22.1 –24.6% bitstream filesize

  24. Partial Reconfiguration and Architectural Analysis Overview of partial reconfiguration design

  25. Partial Reconfiguration and Architectural Analysis FPGA Implementation and Resource Utilization

  26. Partial Reconfiguration and Architectural Analysis 1.6 –1.9% resource usage versus 3.7% bitstream filesize V-II: 320,597 bytes versus V-4: 95,962 bytes (70% reduction)

  27. Dynamic Processor Allocation Strategies • Increase Reconfigurable Areas from 1 to 8 • Implement Adaptable Architecture for Video Processing Functions • Discrete Cosine Transform (DCT) • Motion Estimation • Video functions are sufficiently different in resources to require reconfiguration

  28. Dynamic Processor Allocation Strategies Location of 8 PEs on a V4SX device

  29. Dynamic Processor Allocation Strategies

  30. Dynamic Processor Allocation Strategies

  31. Dynamic Processor Allocation Strategy • Benefits of Partial Reconfiguration • Reconfiguration:time-multiplex between functions (extend the number of available resources with time) • Partial: module granularity reduced • Unchanged portion of FPGA is not affected by configuration • Smaller bitstream filesize • Smaller reconfiguration time • Less storage requirements • Result: significantly more combinations of hardware arrangements with similar storage requirements

  32. Conclusion andFuture Work • Evolvable Hardware • Non-deterministic methods can repair faulty digital circuits • Time required justified by ability to exploit faults • Increase complete repair occurrence rate 5-fold • Future Improvements • make use of fault location • optimize genetic algorithm parameters

  33. Conclusion andFuture Work • Partial Reconfiguration • Newer partial reconfiguration flow allows rectangle-sized areas • Allows static resources to maximize FPGA area • Newer architecture allows: • multiple rectangle-sized areas within one column of resources • reduced configuration granularity for modules • 30% reduction in storage and configuration time

  34. Conclusion andFuture Work • Dynamic Processors • Utilizes newer software design flow and newer FPGA hardware architecture • Storage reduced 55-fold • Time reduced 8–160 fold • Benefits make reconfiguration possible for fast processes such as video functions • Time multiplexing may enable smaller FPGA devices to compete with larger devices not utilizing partial reconfiguration

  35. Conclusion andFuture Work • Future Work • Develop self-contained partial reconfiguration solution • Continue to challenge and improve reconfiguration process and hardware design • enable FPGAs to be standard hardware platform for evolvable/adaptable systems

  36. Publication HUANG, J., PARRIS, M., LEE, J. and DEMARA, R.F. 2008. Scalable FPGA Architecture for DCT Computation using Dynamic Partial Reconfiguration.accepted to International Conference on Engineering of Reconfigurable Systems and Algorithms.

  37. Previous Work Spare Resources: Sub-PLB Spares

  38. Previous Work Offline Recovery: Incremental Rerouting

  39. Previous Work Online Recovery: Online BIST

  40. Evolvable Hardware Optimization Strategies

  41. Evolvable Hardware Optimization Strategies

  42. Evolvable Hardware Optimization Strategies

  43. Evolvable Hardware Optimization Strategies

  44. Evolvable Hardware Optimization Strategies

More Related