1 / 14

Optimizing High-Speed Signal Paths for Improved Performance

Learn about high-speed lines on antipads, coupled vias for return current, and managing ground connections for optimal performance. Explore insertion loss in FPGA designs, resonance frequencies, and troubleshooting main memory issues.

jbouck
Télécharger la présentation

Optimizing High-Speed Signal Paths for Improved Performance

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Planes • C7AL2 : 7 • C8AL3 : 11 • C9S3 : 8 • C10S4 : 11 • C11GND : 1 • BASE : 9 • SURFACE : 42 • C2GND : 1 • C3S1 : 4 • C4SS2 : 1 • C5GND : 1 • C6AL1 : 6 TOT = 102

  2. High speed lines on antipads

  3. Coupled vias for return current

  4. GND_MGT

  5. C2GND vs GND_MGT

  6. L6

  7. Insertion Loss

  8. FPGA_RXPAD18_N

  9. Resonance @ 900 MHZ

  10. Resonance @ 1 GHZ

  11. Resonance @1.2 GHZ

  12. Resonance @ 2 GHZ

  13. Main Memory Issue

More Related