A 6.1mW Dual-Loop DLL with 4.6ps RMS Jitter Paritosh Bhoraskar and Yun Chiu

Sep 04, 2014

10 likes | 135 Vues

A 6.1mW Dual-Loop DLL with 4.6ps RMS Jitter Paritosh Bhoraskar and Yun Chiu. Illinois Center for Wireless Systems.

Share Presentation

Embed Code

Link

paritosh bhoraskar
wireless systems
illinois center
yun chiu
6ps rms jitter
1mw dual loop dll

jeff

Télécharger la présentation

A 6.1mW Dual-Loop DLL with 4.6ps RMS Jitter Paritosh Bhoraskar and Yun Chiu

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

A 6.1mW Dual-Loop DLL with 4.6ps RMS Jitter Paritosh Bhoraskar and Yun Chiu Illinois Center for Wireless Systems

DLL Injection

?? SetWindowsHookEx ??? Hook function. HHOOK hHook = SetWindowsHookEx(WH_GETMESSAGE, GetMsgProc, hinstDll, 0); . ???? message ? post ??,???????????. . ??????????(Hook procedure). . ????function ?DLL. . ??? Monitor ??? thread . . ?? hook ???. . WH_CALLWNDPROC: ??????? Message ??,???? func

586 views • 28 slides

Delay Jitter

Delay Jitter. Ketan Mayer-Patel. What is jitter?. Jitter: variation in delay Can be measured as the variance of delay. Sender. Reciever. Elements of Delay. Packetization Think of audio. Propagation Physical transmission. Queuing Routing, congestion, etc.

497 views • 24 slides

JITTER

JITTER. IMPACT ON CLOCK DISTRIBUTION IN LHC EXPERIMENTS S. BARON - TWEPP 2012. Understand the contributions of all the systems to the bunch clock jitter RF system Long distance transmission Digital electronics within experiments (TTC) Compare orders of magnitude of

610 views • 32 slides

DLL Design for Low Power and Jitter

DLL Design for Low Power and Jitter. Yanqing Zhang yanqing@virginia.edu. Outline. DLL Quick Review Seminal Papers First “dual loop” with infinite phase capture range First true dual loop architecture Summary of DLL Design Issues A Walk Through Time The first all digital DLL (1999)

645 views • 35 slides

DLL ck

DLL latches. Encoder latches. 50 states. DLL ck. DLL. t o TDC encoder. QIE ck. delay. D. Q. D. Q. Ck. Ck. Heart of t he TDC. Discrim. logic. Single pulse operation:. Latch the DLL state. If the Discrim fired in Bucket 1, then clock the DLL latch contents

240 views • 6 slides

A Dual-Loop Injection-Locked PLL with All-Digital PVT Calibration System

A Dual-Loop Injection-Locked PLL with All-Digital PVT Calibration System. Wei Deng , Ahmed Musa, Teerachot Siriburanon , Masaya Miyahara, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of Technology, Japan. Outline. Introduction Issues of Conventional Injection-Locked PLLs (IL-PLLs)

1.94k views • 32 slides

DLL Algorithm

DLL Algorithm. How to realize search in hardware. We need to realize hardware stack Tree search is organized with hardware stack. The node of the tree is variable. The item on the stack is a sum of three literals (in 3SAT, can be more in general POS SAT).

361 views • 27 slides

Class and DLL

Class and DLL. In a C# program, we can collect all functions in another class and write the new class in a separate file. Then we can create the object of this class and call the functions. If the function is defined as static , then we can directly call this function from class name.

282 views • 15 slides

DLL Basics

DLL Basics. Reference: Programming Applications for Microsoft Windows Fourth Edition p.p. 675. Introduction. All the functions in the Windows API are contained in DLLs The three DLLs Kernel32.dll : managing memory, processes, threads User32.dll : user-interface tasks

489 views • 27 slides

A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation

A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation. Keng-Jan Hsiao and Tai-Cheng Lee National Taiwan University Taipei, Taiwan. Outline. Motivation System Architecture System Model Circuit Details Experimental Results Conclusion. Introductions.

653 views • 29 slides

Distributed DLL

Distributed DLL. 學生：馮楷倫指導教授：李泰成. Outline. Motivation System Architecture Circuit Details Behavior Simulation Results Conclusion. Introduction. Multiple-Phase Clock Generators Time-Interleaved System I/O Interface Circuits DLL-Based Frequency Multiplier Issues Phase Accuracy

535 views • 28 slides

Force curve with a ‘loop’

Force curve with a ‘loop’. ‘normal’ force curve. Error window when I click on ‘Nanoindentation’. Modifying force parameters.

117 views • 4 slides

A Mixed Signal MIMO Beamforming Receiver Richard Tseng, Ada S. Y. Poon, Yun Chiu

Accuracy: MSE α 1/M 2 Cost: M LO Phases M Mixers/Ant. Linear Reconstruction. Nonlinear Expansion. Decisions. Direct Conversion Implementation. - in the phase domain. Digital Domain. Analog Domain. Transconductance Stage. Mixer Core. Signal Combiner.

262 views • 1 slides

PHY and DLL

PHY and DLL. Doug Young Suh suh@khu.ac.kr Last update : Aug 1, 2009. PHY (Physical Layer). Analog bandwidth W[Hz] digital [bps] Nyquist theorem with V levels/sample maximum data rate = 2W log 2 V bits/sec Shannon ’ s theorem in noisy channel maximum data rate = W log 2 (1+S/N) bits/sec

544 views • 36 slides

A 400 MHz 0.934ps rms Jitter Multiplying Delay Lock Loop in 90-nm CMOS Process

A 400 MHz 0.934ps rms Jitter Multiplying Delay Lock Loop in 90-nm CMOS Process. Chiou-Bang Chen , Horng-Yuan Shih Industrial Technology Research Institute. Outline. Introduction of frequency synthesizers Design objective M DLL topology and principle Measurement results Conclusions.

413 views • 19 slides

Two d.o.f. Control design: dual loop

Two d.o.f. Control design: dual loop. C(s). G p (s). d. +. r. +. e. C 1 (s). G p (s). y. +. _. _. C 2 (s). Example from last time: Two different implementations:. sy. y. PI*PD +0.1s. _. _. -0.1. Standard. PD +0.1s. y. PI. _. _. -0.1. Alternative (more overshoot).

658 views • 55 slides

2015 DLL

2015 DLL. Wellness Rewards. 2015 Wellness Rewards. Go To www.mybenefitshome.com. Registration. Member Home Page. Web MD Platform. Wellness Rewards. Wellness Rewards/Wellness Profile. Wellness Rewards/Physical Exam Completion. Wellness Rewards/Physical Exam Completion.

310 views • 14 slides

Class A jitter scenario continued

Class A jitter scenario continued. Stein Gjessing Bjornar Libaek Petter Teigen July 1. 2003. Basic scenario as yesterday, see http://www.ifi.uio.no/~steing/rpr/sim_res.ppt. Next page shows the STQ depth and Shaper D value of station 61.

218 views • 9 slides

Class A jitter scenario

Class A jitter scenario. Using the Simula RPR V2.3 Java simulator Students implementing the scenario: Bjornar Libaek Petter Teigen Based on “cls09_fairness1.pdf” dated june 23. 2003 from Dave James

192 views • 11 slides

DLL

DLL. Doubly Linked List. prev. next. A doubly linked list provides a natural implementation of the List ADT Nodes implement Position and store: element link to the previous node link to the next node Special trailer and header nodes. elem. node. trailer. nodes/positions. header.

303 views • 13 slides

DLL Fixer With License Key

You can also activate your DLL Fixer with a proper License Key DLL Fixer license Key is a pattern of numbers and/or letters provided to licensed users of DLL Fixer to register and activate their software. DLL Fixer License Key are typically created and delivered via a license generator after a user pays for the software and agrees to all the terms and conditions of the software. The terms and conditions are specified.visit our website:http://freecracksunlimited.com/dll-files-fixer-activator/

441 views • 8 slides

More Related