1 / 14

Chapter 00 Preface

Chapter 00 Preface. Introduction to VLSI Circuits and Systems 積體電路概論. 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University of Technology Fall 2007. Goal , Grading and Textbook. Equip students with basic VLSI design capability

Télécharger la présentation

Chapter 00 Preface

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Chapter 00Preface Introduction to VLSI Circuits and Systems積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University of Technology Fall 2007

  2. Goal, Grading and Textbook • Equip students with basic VLSI design capability • Design and analyze digital VLSI chips using CMOS technology • Understand design issues at the layout, transistor, logic and register-transfer levels • An Overview of Full Custom IC Design Flow, Cell-based IC Design Flow, and FPGA Design Flow • SPICE Simulation and Physical Layout • Full Custom IC Design using Cadence, Hspice Simulation, and Calibre Verification • Grading • Homework & Project: 30% • Midterm exam: 35% • Final exam: 35% • Textbook • John P. Uyemura, “Introduction to VLSI Circuits and Systems”, John Wiley & Sons, Inc. (全華代理), ISBN 0-471-12704-3

  3. Course Outline • Chapter 01: An Overview of VLSI • Chapter 02: Logic Design with MOSFETs • Chapter 03: Physical Structure of CMOS Integrated Circuits • Chapter 04: Fabrication of CMOS Integrated Circuits (surpass) • Chapter 05: Elements of Physical Design • Chapter 06: Electrical Characteristics of MOSFETs • Chapter 07: Electrical Analysis of CMOS Logic Gates • Chapter 08: Designing High-Speed CMOS Logic Networks • Chapter 09: Advanced Techniques in CMOS Logic Circuits • Chapter 10: System Specifications Using Verilog HDL • Chapter 11: General VLSI System Components (surpass) • Chapter 12: Arithmetic Circuits in CMOS VLSI • Chapter 13: Memories and Programmable Logic • Chapter 14: System-Level Physical Design (surpass) • Chapter 15: VLSI Clocking and System Design

  4. The Integrated Circuit • 1959: Jack Kilby, working at TI, invented a monolithic “integrated circuit” • Components connected by hand-soldered wiresand isolated by “shaping”, PN-diodes used as resistors (U.S. Patent 3,138,743) Figure 0.1 Diagram from patent application

  5. Integrated Circuits • 1961: TI and Fairchild introduce the first logic ICs ($50 in quantity) • 1962: RCA develops the first MOS transistor Figure 0.3 RCA 16-transistor MOSFET IC Figure 0.2 Fairchild bipolar RTL Flip-Flop

  6. Computer-Aided Design • 1967: Fairchild develops the “Micromosaic” IC using CAD • Final Al layer of interconnect could be customized for different applications • 1968: Noyce, Moore leave Fairchild, start Intel

  7. RAMs • 1970: Fairchild introduces 256-bit Static RAMs • 1970: Intel starts selling1K-bit Dynamic RAMs Figure 0.5 Intel 1103 1K-bit DRAM Figure 0.4 Fairchild 4100 256-bit SRAM

  8. The Microprocessor • 1971: Intel introduces the 4004 • General purpose programmable computer instead of custom chip for Japanese calculator company Figure 0.6 Intel 4004 Microprocessor

  9. Type of IC Designs • IC Designs can be Analogor Digital • CMOS design methods • Microprocessor/DSP • Programmable Logic • Fast prototyping with FPGA or CPLD chips • Gate Array and Sea of Gates Design • Cell-based Design • Designs synthesized automatically from a high-level language description • Full-custom Design • Every transistor designed and laid out by hand • Platform-based Design • System on a chip

  10. ASIC Design Flow Cell Based Design Flow Specification Advanced VLSI Research Center SPW Matlab System-Level Design & Sim ASIC BONeS Visual Architect Behavior Synthesis Full-Custom Cell-Based FPGA MathWork RTW RTL-Level Sim Verilog-XL Synopsys VCS Full Custom Design Flow Circuit-Level Design RTL Synthesis Composer Ambit Cell Library Design-Compiler Pre-Layout Circuit-Sim Hspice Spice Model Gate-Level Sim Synopsys VCS Cell Library Model SBTSPICE Verilog-XL Physical Layout Virtuoso Physical Verification Apollo/Hercules Silicon Ensemble Ultra / Dracula Physical Verification & RC Extraction Dracula RC Extraction Star-RC Dracula Post-Layout Sim Hspice Post-Layout Sim Spice Model & RC TimeMill Star-time Star-sim SBTSPICE Tape Out Tape Out

  11. System-on-Chip

  12. Systematic Design Flow

  13. MOS Technology Trends

  14. Silicon in 2010 Die Area: 2.5 x 2.5 cm Voltage: 0.6 V Technology: 0.07 m

More Related