1 / 4

First Draft of requirements on pixels for Layer0

This document outlines the requirements and constraints for Layer0 SVT pixels, including hit resolution, material budget, radius, background constraints, and timestamp resolution. It also discusses the necessary bandwidth/module for data push and triggered events.

jsmail
Télécharger la présentation

First Draft of requirements on pixels for Layer0

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. First Draft of requirements on pixels for Layer0 SVT- TDR Meeting April 15, 2011 • Giuliana Rizzo • Universita’ & INFN Pisa SVT –Frascati Tech. Board Apr 4 - 2011

  2. Bp p, bg=0.28, hit resolution =10 mm Dt resolution (ps) Requirements from Physics • Results from Fastsim: • Resolution of 10-15 um in both coordinates • Total material budget <= 1% X0 • Radius ~1.3-1.5 cm ~10% better ~20% more Luminosity SVT –Frascati Tech. Board Apr 4 - 2011

  3. Constraints from Background • Main source of back. in Layer0: e+e- e+e- pair production • Safety factor x5 is applied on results from full simulation • Hit Rate: 75-325 MHz/cm2 depends on: • sensor thickness (low momentum track with large crossing angle) • Layer0 radius • TID: 15 Mrad/yr • Eq. fluence~ 2.5x 1013 n/cm2/yr • Standard CMOS MAPS are probably marginal! SVT –Frascati Tech. Board Apr 4 - 2011

  4. Timestamp resolution for Layer0 pixels • Fine timestamp resolution <=1 us is necessary to reduce the required bandwidth/module to acceptable levele (5-10 Gbit/s!) • Layer0 with 8 modules, Area_pix_mod=7.68 cm2 • 6 chips, A_chip=1.28 cm2 (256x200 pixels, 50 um pitch) • Assumption: • online timewindow=TS (with trigger jitter 100 ns) • LV1 trigger rate 150 kHz (Delta_t=6.7 uS) • Required bandwidth/module: • Data push: • Hit Rate x Area_pix_mod x 30bit/hit = 17-46-75 Gbit/s • Hit rate 75-200-325 MHz/cm2) • Triggered: • Hit Rate x Area_pix_mod x 30bit/hit x TS x f_LV1_trigger= • With TS=1 us  Triggeredbandwidth/module=2.5-7-11 Gbit/s • With TS=10 us  Data pushbandwidth/module=17-46-75 Gbit/s • With pixels (50x50 um pitch) occupancy is not critical even with large timestamp: • with TS of 10 us pixel occ.=5% for hit rate 200MHz/cm2 SVT –Frascati Tech. Board Apr 4 - 2011

More Related