1 / 11

Enhancing FPGA Applications: FIR Filter Implementation on Nexys Board

This FYP presents the development and enhancement of an existing Digilent Spartan-3 FPGA application. The project aims to export functionality to the Digilent Nexys Board, with a focus on implementing additional Digital Signal Processing (DSP) capabilities, including an FIR filter system. Current progress includes the completion of an applied VHDL course, downloading a counter program to verify Nexys Board functionality, and initiating a memory module in VHDL. Future work involves creating a RAM BFM and a fully functional FIR filter design on the Nexys Board.

khuong
Télécharger la présentation

Enhancing FPGA Applications: FIR Filter Implementation on Nexys Board

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. FYP PROJECT PRESENTATON Alan Concannon 4ECE Supervisor: Dr Fearghal Morghan Co-Supervisor:John Maher

  2. Presentation Overview Project Description/Specification Current Progress Future Work

  3. Project Specification(Original) Perform further development on an existing Digilent Spartan-3 FPGA based application Perform a range of DSP, image and data processing functions.

  4. Project Specification(Updated) Export an existing Spartan 3 FPGA based application onto the Digilent Nexys Board Implement extra DSP functionality e.g. An FIR Filter

  5. System Overview

  6. Existing Hardware

  7. New Hardware - Nexys

  8. Graphical User Interface

  9. Current Work/Progress appliedVHDL course completed Reviewed Shane Agnew’s FYP Reviewed Antoin O’hAllmhurain’s FYP Downloaded counter program to Nexys board to prove functionality Nexys Board ready for CSR access Started implementing Nexys memory module in VHDL

  10. Future Work Implement new RAM BFM and Memory controller Implement current project with Nexys board – Completely functional Design an FIR filter in VHDL and Implement in the Project

  11. Questions?

More Related