1 / 21

TEAM SMASH

Explore the in-depth architecture of the Pipeline Megacessor, covering top-level design, instruction fetch, decode, execution, memory, and write-back stages. We discuss the interconnection of high-level components, the importance of the pipeline, branch prediction, and memory hierarchy. Key components include the seven-segment and LCD displays, pipeline switches, and clock dividers. Learn how to implement efficient memory management using Python dictionaries for label-address mappings and the significance of instruction throughput. Gain insights into our teamwork and shared learning experiences.

kimberley-curry
Télécharger la présentation

TEAM SMASH

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. TEAM SMASH The Pipelined Megacessor

  2. Architectural View • Top Level Design • Pipeline Stages • Instruction Fetch • Instruction Decode • Execution • Data Memory • Register Write-back

  3. Top-Level View

  4. Instruction Fetch Stage

  5. Instruction Decode Stage

  6. Execution Stage

  7. Memory Stage

  8. Write Back Stage

  9. High-Level Components • Talk about connection between high level components • Highlight our idea of the pipeline, branch predictor and memory hierarchy

  10. Debug Components • Seven Segment Display • LCD Display • Pipeline value switch • Clock Divider

  11. LCD Display

  12. Significance of Pipeline • Increase instruction throughput

  13. Branch Predictor • Explain the hardware involved

  14. Significance of Branch Predictor • Predict what the next PC address will be. • Keeps the pipeline flowing • Our implementation – Always not taken • As suggested by Instructors • Simple approach but similar idea to more complex solution

  15. Significance of Memory Hierarchy • Registers • only 32 but very fast • Cache • stores data from most frequently used main memory • Memory

  16. Assembler • PYTHON!!!! • The dictionary data structure • regDict – register encoding • dataAddyDict – Data Label  Address • branchAddyDict – Branch Label  Address

  17. Assembler • readData() • 2 Passes • Create dictionary of label-address mappings • Encode all data and output to mif • readText() • 2 Passes • Create BranchAddyDict • Encode all instructions using dictionaries

  18. Assembly Code • Matrix Multiplier! • Snake it the size and two matrices • Multiply! • Wam bam output the diagonal

  19. Teamwork

  20. What we learned • From course, project and other people

  21. ALSO WE ARE FREE TO TALK ABOUT WHATEVER WE WANT!!! • I say we discuss the renegades of funk and how they contributed to our success!

More Related