1 / 9

Selected Topics in VLSI-Design

Selected Topics in VLSI-Design. Robert Balla 4.Phase – Layout. Institute MD, University of Rostock. Overview. Improvements in VHDL Improvements in Synopsys Layout Timing Simulation Power Simulation Summary Frequency Response. Improvements in VHDL.

kitty
Télécharger la présentation

Selected Topics in VLSI-Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Selected Topics in VLSI-Design Robert Balla4.Phase – Layout Institute MD, University of Rostock

  2. Overview • Improvements in VHDL • Improvements in Synopsys • Layout • Timing Simulation • Power Simulation • Summary • Frequency Response

  3. Improvements in VHDL • Ignore less significant bits of Input and Output reduce number of registers smaller adders • Adjust filtercoefficients • Reduce number of multipliers • Registers between multipliers and adder

  4. Improvements in Synopsys • Use VHT-Libraries • „compileultra“

  5. Layout • Goal: short wiresreduce latencyreduce voltage drop • Parameters: • W = 67,451 um • H = 124,8 um • H/W ≈ 2 • Core utilization 90%

  6. Timing Simulation • Tmin = 0.95 ns  fmax ≈ 1053 MHz

  7. Power-Simulation • Positive Slack in Power-Simulation: 0,0269 ns  1083 MHz possible

  8. Frequency Response

  9. Summary

More Related