1 / 8

Dynamic Reconfigurability in Embedded Systems: Polaris Allocation and Relocation Management

The Polaris project focuses on the development of a self-dynamically reconfigurable architecture in embedded systems. It aims to automate the allocation and relocation of tasks based on specified parameters, enhancing adaptability and efficiency. Key goals include producing ready-to-use architectures with support for 1D and 2D reconfiguration, minimizing overhead, and optimizing routing efficiency. The project encompasses a comprehensive workflow for managing task allocation and includes validation tools and simulation frameworks to evaluate various placement strategies.

leora
Télécharger la présentation

Dynamic Reconfigurability in Embedded Systems: Polaris Allocation and Relocation Management

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Polaris Task shapes definitions, allocation and relocation management for a self dynamically reconfigurable architecture Dynamic Reconfigurability in Embedded Systems Design

  2. Outline • Motivations • Goals • Project Description • Subprojects: • Task allocation management • BiRF • General information

  3. Motivations • Need for an automated way to obtain an autonomous dynamically reconfigurable system • Starting from a specification: • Target application • Target device info • Reconfiguration model (1D or 2D) • Communication Infrastructure • Produce a “ready-to-use” architecture: • Setup configuration bitstream • Partial bitstreams • Blank bitstreams • Processor executable code to manage the runtime solutin

  4. Goals • Creation of a workflow to generate a self dynamically reconfigurable architecture with: • Support for 1D and 2D reconfiguration • Definition of “good” area constraints • Runtime task placement decisions • Internal and fast Task relocation • Performing critical architectural choices • Based on feedback from scenario simulation

  5. Project Description • Workflow to manage allocation and relocation of tasks in self dynamically reconfigurable architectures • Final goal: complete architecture (bitstreams and code) generation

  6. Tasks Allocation Management • Definition of Area Constraints and an Allocation manager • Desired features: • Low TRR, fragmentation, management overhead • High routing efficiency • Different “shaping” policies • Various fitting strategies: • General (First Fit, Best Fit, Worst Fit…) • Focused (Fragmentation Aware, Routing Aware… )

  7. BiRF • Architectural support of the flow: • Validation tool for the chosen • Reconfiguration model • Communication infrastructure • Simulation framework • Monitor the reconfigurable system evolution • Evaluate different placement policies and area constraints definitions • Relocation solution suitable for the target system • BiRF, BiRF2, …

  8. General Information • Webpage • www.dresd.org/?q=polaris • Mailing List • polaris-ml@dresd.org • Contact • To have more information regarding Polaris: • polaris@dresd.org • For a complete list of information on how to contact us: • www.dresd.org/?q=contact_polaris • Related work – wiki: • www.dresd.org/?q=soa_polaris

More Related