1 / 15

Superscalar Implementation

This document explores the implementation of superscalar architectures, detailing how multiple instructions are fetched, executed, and committed in parallel. It examines the mechanisms that determine true dependencies involving register values and the communication processes necessary for efficient instruction execution. Focusing on the Pentium series, particularly Pentium 4 and PowerPC 601, it highlights innovations in instruction translation, out-of-order execution, and the intricate pipeline structures. The evolution of superscalar design is traced from CISC origins to refined RISC architectures, showcasing the complexities of modern processors.

lindsey
Télécharger la présentation

Superscalar Implementation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Superscalar Implementation Simultaneously fetch multiple instructions Logic to determine true dependencies involving register values Mechanisms to communicate these values Mechanisms to initiate multiple instructions in parallel Resources for parallel execution of multiple instructions Mechanisms for committing process state in correct order

  2. Pentium 4 80486 - CISC Pentium – some superscalar components Two separate integer execution units Pentium Pro – Full blown superscalar Subsequent models refine & enhance superscalar design

  3. Pentium 4 Block Diagram

  4. Pentium 4 Operation Fetch instructions form memory in order of static program Translate instruction into one or more fixed length RISC instructions (micro-operations) Execute micro-ops on superscalar pipeline micro-ops may be executed out of order Commit results of micro-ops to register set in original program flow order Outer CISC shell with inner RISC core Inner RISC core pipeline at least 20 stages Some micro-ops require multiple execution stages Longer pipeline

  5. Pentium 4 Pipeline

  6. Pentium 4 Pipeline Operation (1)

  7. Pentium 4 Pipeline Operation (2)

  8. Pentium 4 Pipeline Operation (3)

  9. Pentium 4 Pipeline Operation (4)

  10. Pentium 4 Pipeline Operation (5)

  11. Pentium 4 Pipeline Operation (6)

  12. PowerPC Direct descendent of IBM 801, RT PC and RS/6000 All are RISC RS/6000 first superscalar PowerPC 601 superscalar design similar to RS/6000 Later versions extend superscalar concept

  13. PowerPC 601 General View

  14. PowerPC 601 Pipeline Structure

  15. PowerPC 601 Pipeline

More Related