1 / 11

ECE 4110– Sequential Logic Design

ECE 4110– Sequential Logic Design. Lecture #35 Agenda Clocking Techniques Announcements Next: HW #15 due. Final review. D. D. Q. Q. Clocking Techniques.

medge-moore
Télécharger la présentation

ECE 4110– Sequential Logic Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. ECE 4110– Sequential Logic Design Lecture #35 • Agenda • Clocking Techniques • Announcements Next: • HW #15 due. • Final review.

  2. D D Q Q Clocking Techniques • Synchronous Clocking- when the same clock is distributed to each flip-flop, there is the chance of clock skew- this clock skew has to be considered as uncertainty when calculating the maximum clock frequency- data lines can also have skew. This is especially an issue when designing a bus

  3. D D D Q Q Q 90 deg Clocking Techniques • Source Synchronous Clocking- to reduce the clock/data skew, a local clock can be generated and sent along with a subset of bus data. - the advantage of creating the clock and data in the same spatial region is: 1) Less geography to cover 2) Less change in material properties 3) Tighter timing can be achieved between clock and data within that group- a bus is divided into groups and a clock is created for each group- the Rx latches that bus group using its associated "source synchronous"- the clock is also commonly called a "Strobe"

  4. Clocking Techniques • Dual Data Rate (DDR)- if the skew is reduced enough, then we can use both edges of the clock to latch data- this doubles the effective data transfer without changing the frequency of the clock- this technique can be used to "Double" the bus frequency or to reduce the number of lines/pins on the bus- the Rx has a Demux/Latch circuit to produce two separate data signals synchronized to one edge of clock so that the information can be used by the internal circuitry on the Rx.

  5. Clocking Techniques • Parallel vs. Serial- the move from parallel to serial buses means trying to send the same (or more) data using less physical lines/pins in the system- other factors besides cost that drive this movement: 1) Area - less pins reduces cost - less pins reduces the size of the overall package - smaller package means - less material, less assembly, more parts per wafer (yield) 2) Simultaneous Switching Noise (SSN) - when signals share a VDD or GND pin, the amount of current through that pin grows as the number of sharing signal pins grows - pins tend to be inductive and cause a L(di/dt) voltage when current is pulled through - there is also Inductive and Capacitive coupling between signal pins causing noise

  6. Clocking Techniques • Differential Signaling - we can use two lines to send one piece of information- one side sends the original signal (A or P) and the other sends the complementary (B or N)- a diff amp style receiver is used to perform A-B (or P-N) to obtain the original signal

  7. Clocking Techniques • Differential Signaling - Disadvantages 1) Takes two pins- Advantages 1) pins provide their own return path 2) the received voltage is doubled (P-N) and always centered at 0v 3) coupling between signal pins is consistent and predictable

  8. Clocking Techniques • Differential Signaling - Advantages 4) noise present on both A and B is removed - this is called "Common Mode Rejection"

  9. D D Q Q ClockData Recovery Clocking Techniques • Embedded Clocking- the only way to get rid of clock/data skew is to get rid of the clock- in Embedded Clocking, the data is encoded such that a certain number of transitions are guaranteed- this gives a consistent and known spectrum- a low speed reference clock is fed to the Rx.- a Phase Locked Loop (PLL) is used to compare the incoming encoded data stream and Ref Clock- the PLL can create a perfectly synchronized clock at the same frequency as the incoming data

  10. Clocking Techniques • Embedded Clocking- this technique completely removes clock/data skew since the phase (i.e., timing relationship) comes from the data itself- to address SSN, Differential Signaling is used- to address DC Drift, an AC coupling capacitor is used on the line. - the AC coupling capacitor passes AC and blocks DC - since the encoded signal is always toggling (due to encoding), the signal passes through the capacitor (i.e., it is AC coupled) - the DC offset of the signal can now be inserted by the receiver wherever it wants - it is typically centered at the "sweet spot" of the Rx's DC input range

  11. Clocking Techniques • Clocking SummaryTechnology SpeedsDetailsApplicationSynchronous up to 400Mb/s SE Data/Clock PCI Bus, uControllersSource Synchronous up to 1600 Mb/s SE Data, Diff Clock DDR, P4 Embedded Clock up to 3.125Gb/s + Diff Signaling PCI Express, SATA, future AC Coup

More Related