1 / 15

Advancements in CAD Technologies for Efficient Mapping of Macro Blocks

This document presents a comprehensive outline of a 2013 CAD contest entry focused on technology mapping for macro blocks. The team, WCYLab-Bach, explores problem formulation and introduces innovative concepts in input parsing and mapping algorithms. Key areas include logical and arithmetic operations through various libraries, with an emphasis on multi-PO library strategies. The implementation phase and alpha testing of the mapping algorithms are also discussed, highlighting the potential for future enhancements in CAD technologies.

milek
Télécharger la présentation

Advancements in CAD Technologies for Efficient Mapping of Macro Blocks

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 2013 CAD Contest Technology Mapping for Macro Blocks Team: WCYLab-Bach Date: 2013/6/24

  2. Outline • Problem Formulation • Main Idea

  3. Input Parser ABC D D.blif Mapping ABC D’.blif D’.v Library VTR L.blif

  4. Main idea – Library (logical op)

  5. Main idea – Library (logical op)

  6. Main idea – Library (logical op)

  7. Main idea – Library (arithmetic op) (0, 1, a) Library random, learning L1 L3 L2 NPI < PImax

  8. Main idea – Library (arithmetic op) Adder A a1,b1 Adder 0 0 0 B a2,b2 0 0 0

  9. Main idea – Library (about multi-PO) Library Library

  10. Main idea(New) Library Library Library Library X X X X X

  11. Main idea(New) Library Library Library Library X X X X X (0, 1, a) (0, 1, a) (0, 1, a) (0, 1, a)

  12. Main idea(New) Library Library Library X X X X X (0, 1, a) (0, 1, a) (0, 1, a) (0, 1, a)

  13. Output Parser ABC D D.blif ABC - mapping Mapping D’.blif D’.v Library VTR L.blif

  14. Future work • Alpha test – done • Implementation

More Related