1 / 11

EVLA Monitor and Control

EVLA Monitor and Control. Module Interface Board (MIB) Design. MIB Block Diagram. Embedded Controller. Infineon TRICore TC11IB  System On a CHIP  12 MHZ External Clock  1.5 MBytes RAM  Hardware, Software & Watchdog Resets Sleep Modes Six Thirty-Two Bit Timers. Embedded Controller.

naava
Télécharger la présentation

EVLA Monitor and Control

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. EVLA Monitor and Control Module Interface Board (MIB) Design EVLA Monitor & Control Software PDR May 14 & 15, 2002

  2. MIB Block Diagram EVLA Monitor & Control Software PDR May 14 & 15, 2002

  3. Embedded Controller • Infineon TRICore TC11IB  System On a CHIP 12 MHZ External Clock 1.5 MBytes RAM  Hardware, Software & Watchdog Resets • Sleep Modes • Six Thirty-Two Bit Timers EVLA Monitor & Control Software PDR May 14 & 15, 2002

  4. Embedded Controller • Infineon TC11IB – Interfaces  Media Independent Interface (Ethernet) • Two Asynchronous Serial Ports • One Synchronous Serial Port (SPI) • External Bus Unit (EBU) EVLA Monitor & Control Software PDR May 14 & 15, 2002

  5. Ethernet Interface • Ethernet Interface – 100 MBits/second  Translation Chip – Intel LXT971A  Fiber Optic Transceiver – Infineon V23809-C8-C10 EVLA Monitor & Control Software PDR May 14 & 15, 2002

  6. Flash Memory • Flash Memory  Serial Flash or Parallel Flash (8MByte)  Serial Flash?  Parallel Flash – AMD Am30LV0064D  All Code Documented EVLA Monitor & Control Software PDR May 14 & 15, 2002

  7. Power & Reset Logic • Power & Reset Logic  Power Regulator & Supervisor  Texas Instruments TPS70351PWP  Watchdog Protection – TC11IB  Devices will get User Reset and MIB Reset  Devices Must Reset into Safe Condition EVLA Monitor & Control Software PDR May 14 & 15, 2002

  8. Timing Logic • Timing Logic  19.2 Hz Timing Signal (Heartbeat)  1 PPS Timing Signal?  10 Second Timing Signal?  Devices May Require Precise Timing  Hardware Timing EVLA Monitor & Control Software PDR May 14 & 15, 2002

  9. Parallel Interface • Parallel Interface  External Bus Unit  Thirty-Two Bits Data Transfer (8, 16 or 32)  Address Lines (Twenty-Four Possible)  Texas Instruments SNLVTH32(244/245)  LVTTL Outputs, TTL Compatible EVLA Monitor & Control Software PDR May 14 & 15, 2002

  10. Control Logic • Control Logic  Peripheral Interface Signals  RD*, WR*, ALE, WAIT*, CS* Lines  Resets*, SPI, etc.  Texas Instruments SNLVTH32244  LVTTL Outputs, TTL Compatible EVLA Monitor & Control Software PDR May 14 & 15, 2002

  11. Serial Interfaces • Serial Interfaces  Asynchronous Ports  One RS232 Modem Port (Auto Off) Maxim MAX3225CAP  RS485 Port?  Synchronous Ports  Serial Peripheral Interface Port – SPI EVLA Monitor & Control Software PDR May 14 & 15, 2002

More Related