40 likes | 170 Vues
This report summarizes the outcomes from the STT meeting held on March 30, 2001, regarding the FRC (Front Readout Controller) and BC (Backplane Controller) projects. It notes the receipt of prototype boards on March 8, 2001, and updates on the functionality testing of components. The assembly and testing requirements are outlined, including the construction of an additional interface board. Cost updates reflect minimal changes since October 2000, with specific figures provided for components. Detailed estimates for future fabrication and assembly are also mentioned.
E N D
FRC/BC Schedule STT Meeting: 30-Mar-01
Current Status • Received prototype (bare) FRC & BC boards on 08-Mar-01 • Populating FRC in steps: • at each step test functionality of components • Power ok • Clock distrib ok • Resets ok • PCI FPGAs ~done • TRDF,SCLF,BM FPGAs soon • PCI Tests • modify BU’s PCI device driver to work with FRC • currently can read and write to configuration and memory space • single write mode • BC Assembly/Testing • need to build another interface board • (to interface to the interface board we just bought) STT Meeting: 30-Mar-01
FRC/BC Costs Minimal Changes from Oct-00 • FRC: use 2 10K30’s instead of all 10K50’s • BC: DPRAM went from $52 to $91 / chip Total Includes • all BCs for everyone Total Does not Include • CPUs (paid for by FSU + French) • VTMs (paid for by BU) • Motherboard, SCL mezz, Link Tx’s • estimate for FRC/BC fab/assemb not final board costs updated: 03-Apr-01 STT Meeting: 30-Mar-01
Cost Details FRC BC STT Meeting: 30-Mar-01