1 / 6

Interlock Verification and Device Control using EPICS for PLC Systems

This document outlines the process of instantiating device data from a relational database (RDB) for hardware types and instance parameters specific to PLC interlock visualization and verification. Key topics include naming conventions, interface definitions for EPICS, status registers, and programming Modicon PLCs. It also covers Perl tools for generating meta files, building ADL files, and verifying interlocks. Detailed steps are provided for reporting, integrating web-app interlock controls, and summarizing device statuses, ensuring robust control of hardware interlocks.

neola
Télécharger la présentation

Interlock Verification and Device Control using EPICS for PLC Systems

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Capfast device Instantiation from RDB Generated from relational data base Macros for:- device names- hardware types- instance params Hardware addresses only at this level

  2. PLC – interlock visualization / verification • Naming convention EPICS <<>> PLC • Interface definition EPICS <<>> PLC • 16-bit status register • 8 interlock status bits • each interlock status bit can be a summary (..AND..AND…)

  3. Step-by-step • Capture interlock spec in RDB • Program PLC (Modicon, Modsoft) • Print PLC program to file • Perl tool mod2cp >>> meta file • Perl tool AdlBuild >>> .adl files • Report interlocks from RDB • Perl tool ModCheck >>> interlock verification Steps 1, 4, 5, 6, 7 integrated in web-app

  4. On/off control Interlock ok summary Interlock bypass • Device with 1-bit control

  5. Interlock ok summary

  6. Time:10:15:25 Date:11/09/04 Segment: 05 Network: #00093 Page: 99 • Time: 10:15:25 Date: 11/09/04 ISAC2_VE.ENV Page: 100 • Segment: 05 Network: #00094 • |IMSRV25_BA IMSRV25_BA IMSRV25_BA IMSRV25_BA IMSRV25_BA IMSRV25_BA IMSRV25_BA IMSRV25_ST • |D1 D2 D3 D4 D6 D7 D8 ATINT • 1+--+/+--------+/+--------+/+-----+--+/+-----+--+/+--------+/+--------+/+-----+---( ) • | 013120 013119 013118 | 013117 | 013115 013114 013113 | 013106 • |device bad device bad device bad|device bad|device bad device bad device bad|device • |interlock interlock interlock |interlock |interlock interlock interlock |interlock • |stat stat stat |stat |stat stat stat |status • | | | | • | |IMSRV25_BA| | • | |D5 | | • 2+ +--+/+-----+ | • | 013116 | • | device bad | • | interlock | • | stat | • | | • |IMSRV25_ST | • |ATON | • 3+--+ +-----------------------------------------------------------------------+ • | 013110 • |device on • |status • | • 4+ • | • | • |IMSRV25_DR IMSRV25_SP • |VOFF ARE4 • 5+--+ +-----+---( ) • | 021106 | 024044

More Related