'Adder tree' diaporamas de présentation

Adaptive Computing

396 views • 26 slides

A Power Efficient Image Convolution Engine for Field Programmable Gate Arrays

A Power Efficient Image Convolution Engine for Field Programmable Gate Arrays. Matthew French mfrench@isi.edu University of Southern California, Information Sciences Institute 3811 North Fairfax Dr, Suite 200 Arlington, VA 22203. Xilinx FPGA Power Trend. Figure of Merit. Xilinx Family.

276 views • 16 slides

Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs)

Project: IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs) Submission Title: Fast FIR Filter structure Date Submitted: 7 November 2003 Source: Michael Mc Laughlin, Roger Maher, Damien Nolan Company: ParthusCeva Inc. Address: 32-34 Harcourt Street, Dublin 2, Ireland.

197 views • 13 slides