'Grid model validation' diaporamas de présentation

Inductor Design for Global Resonant Clock Distribution in a 28-nm CMOS Processor

Inductor Design for Global Resonant Clock Distribution in a 28-nm CMOS Processor. Visvesh Sathe 3 , Padelis Papadopoulos 2 , Alvin Loke 3 , Tarek Khan 1 , Anand Raman 2 , Gerry Vandevalk 3 , Nikolas Provatas 2 , Vincent Ross 1 1 Advanced Micro Devices, Inc. 2 Helic, Inc.

517 views • 14 slides