'Modelsim' diaporamas de présentation

Verilog 1 - Fundamentals

545 views • 37 slides

HDL Co-Simulation

HDL Co-Simulation . Objectives. After completing this module, you will be able to:. Identify the blocks necessary for HDL Co-Simulation Describe the steps involved in performing HDL Co-Simulation. Outline. Introduction Co-Simulation Support Blocks Black Box Simulation Multiplexer

527 views • 25 slides

Verilog

Verilog. Data Types. A wire specifies a combinational signal. A reg (register) holds a value, which can vary with time. A reg need not necessarily correspond to an actual register in an implementation, although it often will. constants.

262 views • 13 slides