'Xtmr seu mitigation' diaporamas de présentation

A Triple Module Redundancy Scheme for SEU Mitigation of Static Latch-Based FPGAs

A Triple Module Redundancy Scheme for SEU Mitigation of Static Latch-Based FPGAs. Carl Carmichael 1 , Brendan Bridgford 1 , Gary Swift 2 , Matt Napier 3 1 Xilinx Corporation, San Jose CA 2 Jet Propulsion Laboratory, Pasadena CA 3 Sandia National Laboratories, Albuquerque NM.

729 views • 24 slides