'Yield lower power' diaporamas de présentation

A Power Efficient Image Convolution Engine for Field Programmable Gate Arrays

A Power Efficient Image Convolution Engine for Field Programmable Gate Arrays. Matthew French mfrench@isi.edu University of Southern California, Information Sciences Institute 3811 North Fairfax Dr, Suite 200 Arlington, VA 22203. Xilinx FPGA Power Trend. Figure of Merit. Xilinx Family.

276 views • 16 slides