1 / 16

Lecture - 2

Lecture - 2. M.Tech. – Weekend Programme. EDA Tools 1. Design Entry. View Logic Mentor Graphics (Renoir) Cadence Design System OrCAD ALDEC (Active HDL) SimuCAD (Silos-3). EDA Tools 2.Design Simulation. Model Technology (Modelsim) Synopsy Cadence SimulCAD (Silos-3)

shima
Télécharger la présentation

Lecture - 2

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Lecture - 2 M.Tech. – Weekend Programme

  2. EDA Tools1. Design Entry • View Logic • Mentor Graphics (Renoir) • Cadence Design System • OrCAD • ALDEC (Active HDL) • SimuCAD (Silos-3)

  3. EDA Tools2.Design Simulation • Model Technology (Modelsim) • Synopsy • Cadence • SimulCAD (Silos-3) • Quick turn Design Systems (Power Suite) • View Logic (VHD Simulator)

  4. EDA Tools3. Logic Synthesis 1. Synopsis • FPGA Expressway • FPGA Compiler 2. Synplify (Synplicity) 3. Exempler Logic (Leonardo Spectrum) 4. View Logic (Intelliflow) 5. Cadence Design System 6. Aldec (Active Synthesis)

  5. EDA Tools4. Programmable Logic (Vendors) • Xilinx – Xilinx Foundation Series • Altera – MaxPlus II • Altera – Quartus II Ver. 4.0 • Lattice – isp Expert Compiler • Lucent – ORCA Foundary Development • Actel – FPGA Development System • Cypress- Warp2 • Atmel – FPGA Development System • Quick Logic – Quick works • Gate Field – ASIC Master

  6. Other HDLs • ISPS (Instruction Set Processor Specification) • Behavioral Language • Used to design software based on specific hardware • Statement level timing control, but no gate level control

  7. 2. TI-HDL • TI-HDL (Texas Instruction Hardware Description Language) • Created a Texas Instruments • Hierarchical • Models Synchronous and asynchronous circuits • Non-extendable fixed data types

  8. 3. ZEUS ZEUS - Created at General Electric - Hierarchical - Functional Descriptions - Structural Descriptions - Clock Timing, but no gate delays - No asynchronous circuits

  9. 4. TEGAS • TEGAS (Test Generation And Simulation) • Structural with behavioral extension • Hierarchical • Allows detailed timing specification

  10. 5. Verilog • Verilog • Essentially identical in function in VHDL • Simpler and syntactically different • Gateway Design Automation Co. 1983 • Early de facto standard for ASIC programming • Open Verilog International Standard • Programming Language Interface to allow connection to non-Verilog code

  11. 6. ABEL • ABEL • Simplified HDL • PLD Language • Dataflow primitives e.g. registers • Can use to Program Xilinx FPGA

  12. 7. AHPL • AHPL (A Hardware Programming Language) • Dataflow language • Implicit Clock • Does not support asynchronous circuits • Fixed data types • Non-hierarchical

  13. 8. CONLAN • CONLAN (CONsensus LANguage) • Family of Language for describing various levels of abstraction • Concurrent • Hierarchical

  14. 9. ALTERA • ALTERA • Created by Altera Corporation • Simplified dialect of HDL • (AHDL: Altera HDL)

  15. 10. CDL • CDL (Computer Design Language) • Academic Language for teaching digital systems • Dataflow Language • Non-hierarchical • Contains conditional statements

  16. 11. IDL • IDL (Interactive Design Language) • Internal IBM Language • Originally for automatic generation of PLA Structures • Generalized to cover other circuits • Concurrent • Hierarchical

More Related