1 / 18

Computer Architecture & Operations I

Instructor: Yaohang Li. Computer Architecture & Operations I. Review. Last Class Conditional Instructions beq bne j Converting a C Program to MIPS This Class Conditional Instructions slt Branch Addressing Next Class Procedure. Basic Blocks.

susan-contreras
Télécharger la présentation

Computer Architecture & Operations I

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Instructor: Yaohang Li Computer Architecture & Operations I

  2. Review • Last Class • Conditional Instructions • beq • bne • j • Converting a C Program to MIPS • This Class • Conditional Instructions • slt • Branch Addressing • Next Class • Procedure

  3. Basic Blocks • A basic block is a sequence of instructions with • No embedded branches (except at end) • No branch targets (except at beginning) • A compiler identifies basic blocks for optimization • An advanced processor can accelerate execution of basic blocks

  4. More Conditional Operations • Less than • Greater than • Combination of logical operations

  5. More Conditional Operations • Set result to 1 if a condition is true • Otherwise, set to 0 • slt rd, rs, rt • if (rs < rt) rd = 1; else rd = 0; • slti rt, rs, constant • if (rs < constant) rt = 1; else rt = 0; • Use in combination with beq, bne slt $t0, $s1, $s2 # if ($s1 < $s2)bne $t0, $zero, L # branch to L

  6. Exercise • Convert the following C++ statement into MIPS if (i>j && i<k) { a++; } Assume i in $s0, j in $s1, k in $s2, a in $s3

  7. Exercise if (i>j && i<k) { a++; } Assume i in $s0, j in $s1, k in $s2, a in $s3 slt $t0, $s1, $s0 slt $t1, $s0, $s2 and $t0, $t0, $t1 beq $t0, $zero, L addi $s3, $s3, 1 L: …

  8. Better Solution if (i>j && i<k) { a++; } Assume i in $s0, j in $s1, k in $s2, a in $s3 slt $t0, $s1, $s0 beq $t0, $zero, L slt $t0, $s0, $s2 beq $t0, $zero, L addi $s3, $s3, 1 L: …

  9. Branch Instruction Design • Why not blt, bge, etc? • Hardware for <, ≥, … slower than =, ≠ • Combining with branch involves more work per instruction, requiring a slower clock • All instructions penalized! • beq and bne are the common case • This is a good design compromise

  10. Signed vs. Unsigned • Signed comparison: slt, slti • Unsigned comparison: sltu, sltui • Example • $s0 = 1111 1111 1111 1111 1111 1111 1111 1111 • $s1 = 0000 0000 0000 0000 0000 0000 0000 0001 • slt $t0, $s0, $s1 # signed • –1 < +1  $t0 = 1 • sltu $t0, $s0, $s1 # unsigned • +4,294,967,295 > +1  $t0 = 0

  11. Program Counter (PC) • Program Counter • A register in CPU • Containing the address of the instruction in the program being executed

  12. op rs rt constant or address 6 bits 5 bits 5 bits 16 bits Branch Addressing • Branch instructions specify • Opcode, two registers, target address • Most branch targets are near branch • Forward or backward • PC-relative addressing • Target address = PC + offset × 4 • PC already incremented by 4 by this time

  13. op address 26 bits 6 bits Jump Addressing • Jump (j and jal) targets could be anywhere in text segment • Encode full address in instruction • (Pseudo)Direct jump addressing • Target address = PC31…28 : (address × 4)

  14. Target Addressing Example • Loop code from earlier example • Assume Loop at location 80000

  15. Branching Far Away • If branch target is too far to encode with 16-bit offset, assembler rewrites the code • Example beq $s0,$s1, L1 ↓ bne $s0,$s1, L2 j L1L2: …

  16. Addressing Mode Summary

  17. Summary • Conditional Instructions • beq • bne • j • slt, slti • sltu, sltui • Branch Addressing

  18. What I want you to do • Review Chapter 2 • Work on your assignment 4

More Related