1 / 4

DAC AD5724 Tri-level Clock Testing

DAC AD5724 Tri-level Clock Testing. LDAC (Load DAC Signal). DAC 1. DAC 2. DAC 3. DAC Output. Rise time ~ Fall time = 3.2uS For ±10V swing. DAC Output With Unity Gain Buffer. DAC Output. DAC Output With Unity Gain Buffer. Rise time ~ Fall time = 1.5uS For ±5V swing.

teigra
Télécharger la présentation

DAC AD5724 Tri-level Clock Testing

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. DAC AD5724 Tri-level Clock Testing

  2. LDAC (Load DAC Signal) DAC 1 DAC 2 DAC 3

  3. DAC Output Rise time ~ Fall time = 3.2uS For ±10V swing DAC Output With Unity Gain Buffer

  4. DAC Output DAC Output With Unity Gain Buffer Rise time ~ Fall time = 1.5uS For ±5V swing

More Related